Claudio Fontana 87462e0f41 target-arm: A64: expand decoding skeleton for system instructions
Decode the various kinds of system instructions:
 hints (HINT), which include NOP, YIELD, WFE, WFI, SEV, SEL
 sync instructions, which include CLREX, DSB, DMB, ISB
 msr_i, which move immediate to processor state field
 sys, which include all SYS and SYSL instructions
 msr, which move from a gp register to a system register
 mrs, which move from a system register to a gp register

Provide implementations where they are trivial nops.

Signed-off-by: Claudio Fontana <claudio.fontana@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <rth@twiddle.net>
2013-12-17 19:42:32 +00:00
2013-12-16 10:12:20 +01:00
2013-12-06 08:55:42 +01:00
2013-11-25 20:35:28 -08:00
2013-12-06 08:55:42 +01:00
2013-12-10 09:23:45 -08:00
2013-12-02 21:02:57 +04:00
2013-12-13 11:10:20 -08:00
2013-12-16 10:12:20 +01:00
2013-12-04 15:19:00 +01:00
2013-12-04 15:19:00 +01:00
2013-11-27 14:02:45 -08:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
No description provided
Readme 404 MiB
Languages
C 82.6%
C++ 6.5%
Python 3.4%
Dylan 2.9%
Shell 1.6%
Other 2.8%