e86e95270e
Update the GPEX host bridge properties related to MMIO ranges with values set for the virt machine. Suggested-by: Igor Mammedov <imammedo@redhat.com> Signed-off-by: Sunil V L <sunilvl@ventanamicro.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Acked-by: Michael S. Tsirkin <mst@redhat.com> Message-ID: <20231218150247.466427-12-sunilvl@ventanamicro.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
157 lines
4.6 KiB
C
157 lines
4.6 KiB
C
/*
|
|
* QEMU RISC-V VirtIO machine interface
|
|
*
|
|
* Copyright (c) 2017 SiFive, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2 or later, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef HW_RISCV_VIRT_H
|
|
#define HW_RISCV_VIRT_H
|
|
|
|
#include "hw/boards.h"
|
|
#include "hw/riscv/riscv_hart.h"
|
|
#include "hw/sysbus.h"
|
|
#include "hw/block/flash.h"
|
|
#include "hw/intc/riscv_imsic.h"
|
|
|
|
#define VIRT_CPUS_MAX_BITS 9
|
|
#define VIRT_CPUS_MAX (1 << VIRT_CPUS_MAX_BITS)
|
|
#define VIRT_SOCKETS_MAX_BITS 2
|
|
#define VIRT_SOCKETS_MAX (1 << VIRT_SOCKETS_MAX_BITS)
|
|
|
|
#define TYPE_RISCV_VIRT_MACHINE MACHINE_TYPE_NAME("virt")
|
|
typedef struct RISCVVirtState RISCVVirtState;
|
|
DECLARE_INSTANCE_CHECKER(RISCVVirtState, RISCV_VIRT_MACHINE,
|
|
TYPE_RISCV_VIRT_MACHINE)
|
|
|
|
typedef enum RISCVVirtAIAType {
|
|
VIRT_AIA_TYPE_NONE = 0,
|
|
VIRT_AIA_TYPE_APLIC,
|
|
VIRT_AIA_TYPE_APLIC_IMSIC,
|
|
} RISCVVirtAIAType;
|
|
|
|
struct RISCVVirtState {
|
|
/*< private >*/
|
|
MachineState parent;
|
|
|
|
/*< public >*/
|
|
Notifier machine_done;
|
|
DeviceState *platform_bus_dev;
|
|
RISCVHartArrayState soc[VIRT_SOCKETS_MAX];
|
|
DeviceState *irqchip[VIRT_SOCKETS_MAX];
|
|
PFlashCFI01 *flash[2];
|
|
FWCfgState *fw_cfg;
|
|
|
|
int fdt_size;
|
|
bool have_aclint;
|
|
RISCVVirtAIAType aia_type;
|
|
int aia_guests;
|
|
char *oem_id;
|
|
char *oem_table_id;
|
|
OnOffAuto acpi;
|
|
const MemMapEntry *memmap;
|
|
struct GPEXHost *gpex_host;
|
|
};
|
|
|
|
enum {
|
|
VIRT_DEBUG,
|
|
VIRT_MROM,
|
|
VIRT_TEST,
|
|
VIRT_RTC,
|
|
VIRT_CLINT,
|
|
VIRT_ACLINT_SSWI,
|
|
VIRT_PLIC,
|
|
VIRT_APLIC_M,
|
|
VIRT_APLIC_S,
|
|
VIRT_UART0,
|
|
VIRT_VIRTIO,
|
|
VIRT_FW_CFG,
|
|
VIRT_IMSIC_M,
|
|
VIRT_IMSIC_S,
|
|
VIRT_FLASH,
|
|
VIRT_DRAM,
|
|
VIRT_PCIE_MMIO,
|
|
VIRT_PCIE_PIO,
|
|
VIRT_PLATFORM_BUS,
|
|
VIRT_PCIE_ECAM
|
|
};
|
|
|
|
enum {
|
|
UART0_IRQ = 10,
|
|
RTC_IRQ = 11,
|
|
VIRTIO_IRQ = 1, /* 1 to 8 */
|
|
VIRTIO_COUNT = 8,
|
|
PCIE_IRQ = 0x20, /* 32 to 35 */
|
|
VIRT_PLATFORM_BUS_IRQ = 64, /* 64 to 95 */
|
|
};
|
|
|
|
#define VIRT_PLATFORM_BUS_NUM_IRQS 32
|
|
|
|
#define VIRT_IRQCHIP_NUM_MSIS 255
|
|
#define VIRT_IRQCHIP_NUM_SOURCES 96
|
|
#define VIRT_IRQCHIP_NUM_PRIO_BITS 3
|
|
#define VIRT_IRQCHIP_MAX_GUESTS_BITS 3
|
|
#define VIRT_IRQCHIP_MAX_GUESTS ((1U << VIRT_IRQCHIP_MAX_GUESTS_BITS) - 1U)
|
|
|
|
#define VIRT_PLIC_PRIORITY_BASE 0x00
|
|
#define VIRT_PLIC_PENDING_BASE 0x1000
|
|
#define VIRT_PLIC_ENABLE_BASE 0x2000
|
|
#define VIRT_PLIC_ENABLE_STRIDE 0x80
|
|
#define VIRT_PLIC_CONTEXT_BASE 0x200000
|
|
#define VIRT_PLIC_CONTEXT_STRIDE 0x1000
|
|
#define VIRT_PLIC_SIZE(__num_context) \
|
|
(VIRT_PLIC_CONTEXT_BASE + (__num_context) * VIRT_PLIC_CONTEXT_STRIDE)
|
|
|
|
#define FDT_PCI_ADDR_CELLS 3
|
|
#define FDT_PCI_INT_CELLS 1
|
|
#define FDT_PLIC_ADDR_CELLS 0
|
|
#define FDT_PLIC_INT_CELLS 1
|
|
#define FDT_APLIC_INT_CELLS 2
|
|
#define FDT_IMSIC_INT_CELLS 0
|
|
#define FDT_MAX_INT_CELLS 2
|
|
#define FDT_MAX_INT_MAP_WIDTH (FDT_PCI_ADDR_CELLS + FDT_PCI_INT_CELLS + \
|
|
1 + FDT_MAX_INT_CELLS)
|
|
#define FDT_PLIC_INT_MAP_WIDTH (FDT_PCI_ADDR_CELLS + FDT_PCI_INT_CELLS + \
|
|
1 + FDT_PLIC_INT_CELLS)
|
|
#define FDT_APLIC_INT_MAP_WIDTH (FDT_PCI_ADDR_CELLS + FDT_PCI_INT_CELLS + \
|
|
1 + FDT_APLIC_INT_CELLS)
|
|
|
|
bool virt_is_acpi_enabled(RISCVVirtState *s);
|
|
void virt_acpi_setup(RISCVVirtState *vms);
|
|
uint32_t imsic_num_bits(uint32_t count);
|
|
|
|
/*
|
|
* The virt machine physical address space used by some of the devices
|
|
* namely ACLINT, PLIC, APLIC, and IMSIC depend on number of Sockets,
|
|
* number of CPUs, and number of IMSIC guest files.
|
|
*
|
|
* Various limits defined by VIRT_SOCKETS_MAX_BITS, VIRT_CPUS_MAX_BITS,
|
|
* and VIRT_IRQCHIP_MAX_GUESTS_BITS are tuned for maximum utilization
|
|
* of virt machine physical address space.
|
|
*/
|
|
|
|
#define VIRT_IMSIC_GROUP_MAX_SIZE (1U << IMSIC_MMIO_GROUP_MIN_SHIFT)
|
|
#if VIRT_IMSIC_GROUP_MAX_SIZE < \
|
|
IMSIC_GROUP_SIZE(VIRT_CPUS_MAX_BITS, VIRT_IRQCHIP_MAX_GUESTS_BITS)
|
|
#error "Can't accomodate single IMSIC group in address space"
|
|
#endif
|
|
|
|
#define VIRT_IMSIC_MAX_SIZE (VIRT_SOCKETS_MAX * \
|
|
VIRT_IMSIC_GROUP_MAX_SIZE)
|
|
#if 0x4000000 < VIRT_IMSIC_MAX_SIZE
|
|
#error "Can't accomodate all IMSIC groups in address space"
|
|
#endif
|
|
|
|
#endif
|