Peter Maydell 834a6c6920 target-arm: Implement missing ACTLR registers
We already implemented ACTLR_EL1; add the missing ACTLR_EL2 and
ACTLR_EL3, for consistency.

Since we don't currently have any CPUs that need the EL2/EL3
versions to reset to non-zero values, implement as RAZ/WI.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Message-id: 1438281398-18746-5-git-send-email-peter.maydell@linaro.org
2015-08-25 15:45:07 +01:00
2015-07-08 13:11:01 +02:00
2015-08-14 09:51:31 -04:00
2015-08-18 17:06:41 +01:00
2015-07-24 13:57:44 +02:00
2015-08-18 17:06:41 +01:00
2015-07-27 22:44:47 +03:00
2015-08-14 23:40:32 +02:00
2015-08-14 23:40:32 +02:00
2015-07-07 09:22:40 +01:00
2015-07-27 22:44:47 +03:00
2015-08-19 16:29:53 +01:00
2015-07-27 22:44:47 +03:00
2015-07-24 13:57:45 +02:00
2015-07-24 13:57:45 +02:00
2015-07-24 13:57:45 +02:00
2015-08-19 16:29:53 +01:00
2015-08-11 23:15:55 +01:00
2015-06-23 17:46:20 +01:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
No description provided
Readme 404 MiB
Languages
C 82.6%
C++ 6.5%
Python 3.4%
Dylan 2.9%
Shell 1.6%
Other 2.8%