f70c59668c
There is no "version 2" of the "Lesser" General Public License. It is either "GPL version 2.0" or "Lesser GPL version 2.1". This patch replaces all occurrences of "Lesser GPL version 2" with "Lesser GPL version 2.1" in comment section. Signed-off-by: Chetan Pant <chetan4windows@gmail.com> Message-Id: <20201016145346.27167-1-chetan4windows@gmail.com> Reviewed-by: Thomas Huth <thuth@redhat.com> Reviewed-by: Cédric Le Goater <clg@kaod.org> Signed-off-by: Thomas Huth <thuth@redhat.com>
121 lines
2.9 KiB
C
121 lines
2.9 KiB
C
/*
|
|
* QEMU PowerPC PowerNV Processor Service Interface (PSI) model
|
|
*
|
|
* Copyright (c) 2015-2017, IBM Corporation.
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef PPC_PNV_PSI_H
|
|
#define PPC_PNV_PSI_H
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "hw/ppc/xics.h"
|
|
#include "hw/ppc/xive.h"
|
|
#include "qom/object.h"
|
|
|
|
#define TYPE_PNV_PSI "pnv-psi"
|
|
OBJECT_DECLARE_TYPE(PnvPsi, PnvPsiClass,
|
|
PNV_PSI)
|
|
|
|
#define PSIHB_XSCOM_MAX 0x20
|
|
|
|
struct PnvPsi {
|
|
DeviceState parent;
|
|
|
|
MemoryRegion regs_mr;
|
|
uint64_t bar;
|
|
|
|
/* FSP region not supported */
|
|
/* MemoryRegion fsp_mr; */
|
|
uint64_t fsp_bar;
|
|
|
|
/* Interrupt generation */
|
|
qemu_irq *qirqs;
|
|
|
|
/* Registers */
|
|
uint64_t regs[PSIHB_XSCOM_MAX];
|
|
|
|
MemoryRegion xscom_regs;
|
|
};
|
|
|
|
#define TYPE_PNV8_PSI TYPE_PNV_PSI "-POWER8"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(Pnv8Psi, PNV8_PSI)
|
|
|
|
struct Pnv8Psi {
|
|
PnvPsi parent;
|
|
|
|
ICSState ics;
|
|
};
|
|
|
|
#define TYPE_PNV9_PSI TYPE_PNV_PSI "-POWER9"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(Pnv9Psi, PNV9_PSI)
|
|
|
|
struct Pnv9Psi {
|
|
PnvPsi parent;
|
|
|
|
XiveSource source;
|
|
};
|
|
|
|
#define TYPE_PNV10_PSI TYPE_PNV_PSI "-POWER10"
|
|
|
|
|
|
struct PnvPsiClass {
|
|
SysBusDeviceClass parent_class;
|
|
|
|
uint32_t xscom_pcba;
|
|
uint32_t xscom_size;
|
|
uint64_t bar_mask;
|
|
const char *compat;
|
|
int compat_size;
|
|
|
|
void (*irq_set)(PnvPsi *psi, int, bool state);
|
|
};
|
|
|
|
/* The PSI and FSP interrupts are muxed on the same IRQ number */
|
|
typedef enum PnvPsiIrq {
|
|
PSIHB_IRQ_PSI, /* internal use only */
|
|
PSIHB_IRQ_FSP, /* internal use only */
|
|
PSIHB_IRQ_OCC,
|
|
PSIHB_IRQ_FSI,
|
|
PSIHB_IRQ_LPC_I2C,
|
|
PSIHB_IRQ_LOCAL_ERR,
|
|
PSIHB_IRQ_EXTERNAL,
|
|
} PnvPsiIrq;
|
|
|
|
#define PSI_NUM_INTERRUPTS 6
|
|
|
|
void pnv_psi_irq_set(PnvPsi *psi, int irq, bool state);
|
|
|
|
/* P9 PSI Interrupts */
|
|
#define PSIHB9_IRQ_PSI 0
|
|
#define PSIHB9_IRQ_OCC 1
|
|
#define PSIHB9_IRQ_FSI 2
|
|
#define PSIHB9_IRQ_LPCHC 3
|
|
#define PSIHB9_IRQ_LOCAL_ERR 4
|
|
#define PSIHB9_IRQ_GLOBAL_ERR 5
|
|
#define PSIHB9_IRQ_TPM 6
|
|
#define PSIHB9_IRQ_LPC_SIRQ0 7
|
|
#define PSIHB9_IRQ_LPC_SIRQ1 8
|
|
#define PSIHB9_IRQ_LPC_SIRQ2 9
|
|
#define PSIHB9_IRQ_LPC_SIRQ3 10
|
|
#define PSIHB9_IRQ_SBE_I2C 11
|
|
#define PSIHB9_IRQ_DIO 12
|
|
#define PSIHB9_IRQ_PSU 13
|
|
#define PSIHB9_NUM_IRQS 14
|
|
|
|
void pnv_psi_pic_print_info(Pnv9Psi *psi, Monitor *mon);
|
|
|
|
#endif /* PPC_PNV_PSI_H */
|