Marco Liebel
d63aeb3b7e
Hexagon (target/hexagon) implement mutability mask for GPRs
...
Some registers are defined to have immutable bits, this commit
will implement that behavior.
Signed-off-by: Marco Liebel <quic_mliebel@quicinc.com>
Reviewed-by: Taylor Simpson <tsimpson@quicinc.com>
Signed-off-by: Taylor Simpson <tsimpson@quicinc.com>
Message-Id: <20230105102349.2181856-1-quic_mliebel@quicinc.com>
2023-01-05 09:19:02 -08:00
..
2022-12-16 12:30:28 -08:00
2023-01-05 09:19:02 -08:00
2023-01-05 09:19:02 -08:00
2023-01-05 09:19:02 -08:00
2023-01-05 09:19:02 -08:00
2023-01-05 09:19:02 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00
2022-12-16 12:30:28 -08:00