c3affe5670
Move it to qom/cpu.h to avoid issues with include order. Change pc_acpi_smi_interrupt() opaque to X86CPU. Signed-off-by: Andreas Färber <afaerber@suse.de>
62 lines
1.7 KiB
C
62 lines
1.7 KiB
C
/*
|
|
* OpenRISC Programmable Interrupt Controller support.
|
|
*
|
|
* Copyright (c) 2011-2012 Jia Liu <proljc@gmail.com>
|
|
* Feng Gao <gf91597@gmail.com>
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "hw/hw.h"
|
|
#include "cpu.h"
|
|
|
|
/* OpenRISC pic handler */
|
|
static void openrisc_pic_cpu_handler(void *opaque, int irq, int level)
|
|
{
|
|
OpenRISCCPU *cpu = (OpenRISCCPU *)opaque;
|
|
CPUState *cs = CPU(cpu);
|
|
int i;
|
|
uint32_t irq_bit = 1 << irq;
|
|
|
|
if (irq > 31 || irq < 0) {
|
|
return;
|
|
}
|
|
|
|
if (level) {
|
|
cpu->env.picsr |= irq_bit;
|
|
} else {
|
|
cpu->env.picsr &= ~irq_bit;
|
|
}
|
|
|
|
for (i = 0; i < 32; i++) {
|
|
if ((cpu->env.picsr && (1 << i)) && (cpu->env.picmr && (1 << i))) {
|
|
cpu_interrupt(cs, CPU_INTERRUPT_HARD);
|
|
} else {
|
|
cpu_reset_interrupt(cs, CPU_INTERRUPT_HARD);
|
|
cpu->env.picsr &= ~(1 << i);
|
|
}
|
|
}
|
|
}
|
|
|
|
void cpu_openrisc_pic_init(OpenRISCCPU *cpu)
|
|
{
|
|
int i;
|
|
qemu_irq *qi;
|
|
qi = qemu_allocate_irqs(openrisc_pic_cpu_handler, cpu, NR_IRQS);
|
|
|
|
for (i = 0; i < NR_IRQS; i++) {
|
|
cpu->env.irq[i] = qi[i];
|
|
}
|
|
}
|