Richard Henderson be46e0bf14 disas/riscv: Fix vsetivli disassembly
The first immediate field is unsigned, whereas operand_vimm
extracts a signed value.  There is no need to mask the result
with 'u'; just print the immediate with 'i'.

Fixes: 07f4964d178 ("disas/riscv.c: rvv: Add disas support for vector instructions")
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
Reviewed-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2024-10-22 11:57:25 -07:00
..
2024-05-15 08:55:19 +02:00
2024-05-15 08:55:19 +02:00
2024-03-06 12:35:51 +00:00
2024-10-07 11:33:20 +02:00
2024-04-08 21:21:48 +02:00
2024-05-15 08:55:19 +02:00
2024-01-30 21:20:20 +03:00
2024-10-22 11:57:25 -07:00
2024-10-22 11:57:25 -07:00