Doug Brown
7f34aae641
hw/net/can/xlnx-versal-canfd: Handle flags correctly
...
Add support for QEMU_CAN_FRMF_ESI and QEMU_CAN_FRMF_BRS flags, and
ensure frame->flags is always initialized to 0.
Note that the Xilinx IP core doesn't allow manually setting the ESI bit
during transmits, so it's only implemented for the receive case.
Signed-off-by: Doug Brown <doug@schmorgal.com>
Reviewed-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
Message-id: 20240827034927.66659-5-doug@schmorgal.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2024-09-13 15:31:48 +01:00
..
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:47 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:46 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-12 20:57:54 +08:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-08-20 00:28:24 +02:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:48 +01:00
2024-09-08 11:49:49 +02:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-11 09:46:04 -04:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-08-19 14:34:49 +10:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-07-22 20:15:41 -04:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-06 18:04:16 +09:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-04 16:50:43 +02:00