a8170e5e97
target_phys_addr_t is unwieldly, violates the C standard (_t suffixes are
reserved) and its purpose doesn't match the name (most target_phys_addr_t
addresses are not target specific). Replace it with a finger-friendly,
standards conformant hwaddr.
Outstanding patchsets can be fixed up with the command
git rebase -i --exec 'find -name "*.[ch]"
| xargs s/target_phys_addr_t/hwaddr/g' origin
Signed-off-by: Avi Kivity <avi@redhat.com>
Signed-off-by: Anthony Liguori <aliguori@us.ibm.com>
30 lines
906 B
C
30 lines
906 B
C
#ifndef HW_MIPS_H
|
|
#define HW_MIPS_H
|
|
/* Definitions for mips board emulation. */
|
|
|
|
#include "memory.h"
|
|
|
|
/* gt64xxx.c */
|
|
PCIBus *gt64120_register(qemu_irq *pic);
|
|
|
|
/* bonito.c */
|
|
PCIBus *bonito_init(qemu_irq *pic);
|
|
|
|
/* rc4030.c */
|
|
typedef struct rc4030DMAState *rc4030_dma;
|
|
void rc4030_dma_memory_rw(void *opaque, hwaddr addr, uint8_t *buf, int len, int is_write);
|
|
void rc4030_dma_read(void *dma, uint8_t *buf, int len);
|
|
void rc4030_dma_write(void *dma, uint8_t *buf, int len);
|
|
|
|
void *rc4030_init(qemu_irq timer, qemu_irq jazz_bus,
|
|
qemu_irq **irqs, rc4030_dma **dmas,
|
|
MemoryRegion *sysmem);
|
|
|
|
/* dp8393x.c */
|
|
void dp83932_init(NICInfo *nd, hwaddr base, int it_shift,
|
|
MemoryRegion *address_space,
|
|
qemu_irq irq, void* mem_opaque,
|
|
void (*memory_rw)(void *opaque, hwaddr addr, uint8_t *buf, int len, int is_write));
|
|
|
|
#endif
|