Peter Maydell 7847f9ea9f target-arm: Store SPSR_EL1 state in banked_spsr[1] (SPSR_svc)
The AArch64 SPSR_EL1 register is architecturally mandated to
be mapped to the AArch32 SPSR_svc register. This means its
state should live in QEMU's env->banked_spsr[1] field.
Correct the various places in the code that incorrectly
put it in banked_spsr[0].

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2015-04-01 17:57:29 +01:00
2015-03-19 17:47:08 +00:00
2015-03-19 11:30:37 +03:00
2015-03-19 11:39:18 +03:00
2015-03-27 10:01:12 +00:00
2015-03-25 13:38:07 +01:00
2015-03-19 11:35:52 +03:00
2015-03-17 17:11:33 +00:00
2015-03-17 14:31:15 +01:00
2015-03-12 09:13:07 +00:00
2015-03-20 09:50:08 +00:00
2015-03-19 17:47:08 +00:00
2015-03-10 09:26:22 +01:00
2015-03-24 16:34:16 +00:00
2015-03-26 15:31:46 +01:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
No description provided
Readme 404 MiB
Languages
C 82.6%
C++ 6.5%
Python 3.4%
Dylan 2.9%
Shell 1.6%
Other 2.8%