Jiaxun Yang
6902759965
hw/intc/loongson_liointc: Fix per core ISR handling
...
Per core ISR is a set of 32-bit registers spaced by 8 bytes.
This patch fixed calculation of it's size and also added check
of alignment at reading & writing.
Fixes: Coverity CID 1438965 and CID 1438967
Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Reviewed-by: Huacai Chen <chenhuacai@kernel.org>
Message-Id: <20210112012527.28927-1-jiaxun.yang@flygoat.com>
[PMD: Added Coverity CID]
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
2021-02-21 18:41:46 +01:00
..
2020-12-10 12:15:08 -05:00
2021-01-08 15:13:38 +00:00
2020-02-28 16:14:57 +00:00
2020-09-09 09:27:11 -04:00
2021-02-02 17:00:55 +00:00
2020-11-15 16:42:14 +01:00
2020-01-24 20:59:15 +01:00
2020-11-02 16:52:17 +00:00
2020-11-15 16:42:14 +01:00
2020-12-18 09:14:23 +01:00
2021-01-08 15:13:38 +00:00
2020-10-20 16:12:00 +01:00
2020-10-20 16:12:00 +01:00
2020-09-09 09:27:09 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2021-01-06 11:41:37 +00:00
2020-06-15 22:05:28 +02:00
2020-09-09 09:27:09 -04:00
2020-12-17 21:56:43 -08:00
2020-11-15 17:04:40 +01:00
2021-01-08 15:13:38 +00:00
2021-01-06 11:09:59 +11:00
2020-11-15 17:04:40 +01:00
2021-02-21 18:41:46 +01:00
2021-01-06 11:09:59 +11:00
2020-01-24 20:59:15 +01:00
2020-09-09 13:20:22 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-01-24 20:59:15 +01:00
2020-09-18 14:12:32 -04:00
2021-02-10 10:43:50 +11:00
2021-01-19 10:20:29 +11:00
2020-09-18 14:12:32 -04:00
2020-07-10 15:18:08 +02:00
2020-11-23 10:41:58 +00:00
2020-12-19 10:39:16 +01:00
2020-06-15 22:05:28 +02:00
2020-09-09 15:54:19 -07:00
2020-11-03 07:17:23 -08:00
2020-09-18 14:12:32 -04:00
2020-12-14 15:54:12 +11:00
2021-01-06 11:09:59 +11:00
2021-02-10 10:43:50 +11:00
2020-08-21 06:18:24 -04:00
2020-12-14 15:50:55 +11:00
2020-11-15 16:38:24 +01:00
2019-12-17 10:39:48 +11:00
2020-07-10 15:18:08 +02:00
2020-09-09 09:27:09 -04:00
2021-02-10 10:43:50 +11:00
2020-01-24 20:59:15 +01:00