Peter Maydell
5f49d73cb3
target-arm queue:
* hw/arm: Silence xlnx-ep108 deprecation warning during tests
* hw/arm/aspeed: Unlock SCU when running kernel
* arm: check regime, not current state, for ATS write PAR format
* nvic: Fix ARMv7M MPU_RBAR reads
* target/arm: Report GICv3 sysregs present in ID registers if needed
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1
iQIcBAABCAAGBQJaExJdAAoJEDwlJe0UNgzeKCAP/0YzjL87it6HkbBzX9yP5Mpv
UZk0HcNfrCGV69zy/4CiL33tqwwwSUZv16kVyNVtuqsJRDR3riy5C+YjqZBkvkCG
iVAQ24i5NbSIvcOvNc4YBy2aA1FOU+qMbpdKZ1k8pkBwwLaNaY6OtbxwHYa9MqCZ
iH/nylgRvOlNZKCmajRPudaagqEGrcj0xuszlhPM7HSYbYgYsnLabnaNJgSBLqxD
MM4hCGFrJtNXDJoYu/FEZrKrWbuL9RHma31Vc2Fa1Lys9GO3sp+hhbZXDO7m/Q1L
Id1/Q+EMAxuuSF7TyGAPBpKzHERTaOfYDqRY6CPcmBBxwwVx89E2KW49Tc8Gbijj
i2tlWWrExUfMKnz51aoPaPrg97JIn3ql1UqsZ6RlqdZjT+pY3I3wt5o56Ys6PwCN
19J96AnMLKeglkSXztvsAGmo09uFRD4nuxueylUvrJoGCnPRbkvdJ1PDARw2XY8N
gROwgw8eizxQ92d3yVzVl3v81jozwxX6X2ufNlLIiHRpg1LPTtQxWXxWJQobPia8
zZcm14QKF4r99UsfC/itkKi/D3ULUkH1r9eL8DH9EDyTd+E4rCuA+i8nlitDX7Tp
54UmWO62L9A6fidiYqNXTKJLLAosUpg0wGwWV4nN+7a2OaKembtbbs0Xyrb1uQOw
ykdO9ZF2D5uwk7m20LrG
=hxAO
-----END PGP SIGNATURE-----
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20171120' into staging
target-arm queue:
* hw/arm: Silence xlnx-ep108 deprecation warning during tests
* hw/arm/aspeed: Unlock SCU when running kernel
* arm: check regime, not current state, for ATS write PAR format
* nvic: Fix ARMv7M MPU_RBAR reads
* target/arm: Report GICv3 sysregs present in ID registers if needed
# gpg: Signature made Mon 20 Nov 2017 17:35:25 GMT
# gpg: using RSA key 0x3C2525ED14360CDE
# gpg: Good signature from "Peter Maydell <peter.maydell@linaro.org>"
# gpg: aka "Peter Maydell <pmaydell@gmail.com>"
# gpg: aka "Peter Maydell <pmaydell@chiark.greenend.org.uk>"
# Primary key fingerprint: E1A5 C593 CD41 9DE2 8E83 15CF 3C25 25ED 1436 0CDE
* remotes/pmaydell/tags/pull-target-arm-20171120:
hw/arm: Silence xlnx-ep108 deprecation warning during tests
hw/arm/aspeed: Unlock SCU when running kernel
arm: check regime, not current state, for ATS write PAR format
nvic: Fix ARMv7M MPU_RBAR reads
target/arm: Report GICv3 sysregs present in ID registers if needed
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2017-11-21 09:56:05 +00:00
..
2017-11-06 18:05:35 +01:00
2017-10-19 15:38:07 +01:00
2017-10-27 16:03:53 +02:00
2017-11-20 13:48:27 +00:00
2017-10-26 14:23:08 -07:00
2017-11-06 17:15:14 +01:00
2017-10-19 15:38:07 +01:00
2017-10-27 16:03:54 +02:00
2017-11-13 14:33:29 +00:00
2017-10-31 17:25:37 +00:00
2017-11-16 17:46:53 +02:00
2017-10-31 18:00:03 -04:00
2017-10-23 10:50:02 +02:00
2017-11-20 13:39:48 +00:00
2017-10-27 16:03:54 +02:00
2017-10-27 16:03:54 +02:00
2017-10-27 16:04:28 +02:00
2017-11-20 13:47:49 +00:00
2017-10-27 16:03:54 +02:00
2017-11-20 11:08:00 +08:00
2017-10-15 05:54:40 +03:00
2017-10-27 16:03:54 +02:00
2017-11-16 17:46:53 +02:00
2017-11-16 17:46:53 +02:00
2017-11-16 17:46:53 +02:00
2017-11-20 10:10:56 +11:00
2017-11-08 12:00:08 +01:00
2017-11-14 14:31:33 +01:00
2017-10-27 16:03:54 +02:00
2017-10-31 17:25:36 +00:00
2017-10-27 16:04:27 +02:00
2017-10-31 11:50:51 +00:00
2017-11-15 06:47:35 -05:00
2017-10-27 16:04:27 +02:00
2017-10-27 16:04:27 +02:00
2017-10-23 10:05:28 +02:00
2017-10-20 13:32:10 +02:00
2017-11-16 17:46:53 +02:00
2017-11-05 14:52:10 +01:00
2017-10-27 16:04:27 +02:00