Richard Henderson 8ed558ec0c accel/tcg: Introduce TARGET_TB_PCREL ...

Prepare for targets to be able to produce TBs that can
run in more than one virtual context.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>

2022-10-04 12:13:16 -07:00

..

user

…

address-spaces.h

…

confidential-guest-support.h

…

cpu_ldst.h

…

cpu-all.h

linux-user: Passthrough MADV_DONTNEED for certain file mappings

2022-09-27 09:30:46 +02:00

cpu-common.h

include/hw/core: Create struct CPUJumpCache

2022-10-04 12:13:12 -07:00

cpu-defs.h

accel/tcg: Introduce TARGET_TB_PCREL

2022-10-04 12:13:16 -07:00

cputlb.h

…

exec-all.h

accel/tcg: Introduce TARGET_TB_PCREL

2022-10-04 12:13:16 -07:00

gdbstub.h

gdbstub: Adjust gdb_syscall_complete_cb declaration

2022-06-28 04:35:52 +05:30

gen-icount.h

…

helper-gen.h

…

helper-head.h

…

helper-proto.h

…

helper-tcg.h

…

hwaddr.h

…

ioport.h

…

log.h

…

memattrs.h

…

memop.h

…

memopidx.h

…

memory_ldst_cached.h.inc

…

memory_ldst_phys.h.inc

…

memory_ldst.h.inc

…

memory-internal.h

…

memory.h

softmmu/dirtylimit: Implement vCPU dirtyrate calculation periodically

2022-07-20 12:15:08 +01:00

page-vary.h

…

plugin-gen.h

accel/tcg: Use DisasContextBase in plugin_gen_tb_start

2022-10-03 20:53:31 -07:00

poison.h

disas: Remove libvixl disassembler

2022-07-05 10:15:49 +02:00

ram_addr.h

…

ramblock.h

…

ramlist.h

…

target_page.h

…

translate-all.h

…

translator.h

accel/tcg: Add fast path for translator_ld*

2022-09-06 08:04:26 +01:00