03756c840e
Signed-off-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
609 lines
19 KiB
C
609 lines
19 KiB
C
/*
|
|
* QEMU Uninorth PCI host (for all Mac99 and newer machines)
|
|
*
|
|
* Copyright (c) 2006 Fabrice Bellard
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
#include "qemu/osdep.h"
|
|
#include "hw/hw.h"
|
|
#include "hw/ppc/mac.h"
|
|
#include "hw/pci/pci.h"
|
|
#include "hw/pci/pci_host.h"
|
|
#include "hw/pci-host/uninorth.h"
|
|
#include "trace.h"
|
|
|
|
static const int unin_irq_line[] = { 0x1b, 0x1c, 0x1d, 0x1e };
|
|
|
|
static int pci_unin_map_irq(PCIDevice *pci_dev, int irq_num)
|
|
{
|
|
return (irq_num + (pci_dev->devfn >> 3)) & 3;
|
|
}
|
|
|
|
static void pci_unin_set_irq(void *opaque, int irq_num, int level)
|
|
{
|
|
UNINHostState *s = opaque;
|
|
|
|
trace_unin_set_irq(unin_irq_line[irq_num], level);
|
|
qemu_set_irq(s->irqs[irq_num], level);
|
|
}
|
|
|
|
static uint32_t unin_get_config_reg(uint32_t reg, uint32_t addr)
|
|
{
|
|
uint32_t retval;
|
|
|
|
if (reg & (1u << 31)) {
|
|
/* XXX OpenBIOS compatibility hack */
|
|
retval = reg | (addr & 3);
|
|
} else if (reg & 1) {
|
|
/* CFA1 style */
|
|
retval = (reg & ~7u) | (addr & 7);
|
|
} else {
|
|
uint32_t slot, func;
|
|
|
|
/* Grab CFA0 style values */
|
|
slot = ctz32(reg & 0xfffff800);
|
|
if (slot == 32) {
|
|
slot = -1; /* XXX: should this be 0? */
|
|
}
|
|
func = (reg >> 8) & 7;
|
|
|
|
/* ... and then convert them to x86 format */
|
|
/* config pointer */
|
|
retval = (reg & (0xff - 7)) | (addr & 7);
|
|
/* slot */
|
|
retval |= slot << 11;
|
|
/* fn */
|
|
retval |= func << 8;
|
|
}
|
|
|
|
trace_unin_get_config_reg(reg, addr, retval);
|
|
|
|
return retval;
|
|
}
|
|
|
|
static void unin_data_write(void *opaque, hwaddr addr,
|
|
uint64_t val, unsigned len)
|
|
{
|
|
UNINHostState *s = opaque;
|
|
PCIHostState *phb = PCI_HOST_BRIDGE(s);
|
|
trace_unin_data_write(addr, len, val);
|
|
pci_data_write(phb->bus,
|
|
unin_get_config_reg(phb->config_reg, addr),
|
|
val, len);
|
|
}
|
|
|
|
static uint64_t unin_data_read(void *opaque, hwaddr addr,
|
|
unsigned len)
|
|
{
|
|
UNINHostState *s = opaque;
|
|
PCIHostState *phb = PCI_HOST_BRIDGE(s);
|
|
uint32_t val;
|
|
|
|
val = pci_data_read(phb->bus,
|
|
unin_get_config_reg(phb->config_reg, addr),
|
|
len);
|
|
trace_unin_data_read(addr, len, val);
|
|
return val;
|
|
}
|
|
|
|
static const MemoryRegionOps unin_data_ops = {
|
|
.read = unin_data_read,
|
|
.write = unin_data_write,
|
|
.endianness = DEVICE_LITTLE_ENDIAN,
|
|
};
|
|
|
|
static void pci_unin_init_irqs(UNINHostState *s)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(s->irqs); i++) {
|
|
s->irqs[i] = qdev_get_gpio_in(DEVICE(s->pic), unin_irq_line[i]);
|
|
}
|
|
}
|
|
|
|
static char *pci_unin_main_ofw_unit_address(const SysBusDevice *dev)
|
|
{
|
|
UNINHostState *s = UNI_NORTH_PCI_HOST_BRIDGE(dev);
|
|
|
|
return g_strdup_printf("%x", s->ofw_addr);
|
|
}
|
|
|
|
static void pci_unin_main_realize(DeviceState *dev, Error **errp)
|
|
{
|
|
UNINHostState *s = UNI_NORTH_PCI_HOST_BRIDGE(dev);
|
|
PCIHostState *h = PCI_HOST_BRIDGE(dev);
|
|
|
|
h->bus = pci_register_root_bus(dev, NULL,
|
|
pci_unin_set_irq, pci_unin_map_irq,
|
|
s,
|
|
&s->pci_mmio,
|
|
&s->pci_io,
|
|
PCI_DEVFN(11, 0), 4, TYPE_PCI_BUS);
|
|
|
|
pci_create_simple(h->bus, PCI_DEVFN(11, 0), "uni-north-pci");
|
|
pci_unin_init_irqs(s);
|
|
|
|
/* DEC 21154 bridge */
|
|
#if 0
|
|
/* XXX: not activated as PPC BIOS doesn't handle multiple buses properly */
|
|
pci_create_simple(h->bus, PCI_DEVFN(12, 0), "dec-21154");
|
|
#endif
|
|
}
|
|
|
|
static void pci_unin_main_init(Object *obj)
|
|
{
|
|
UNINHostState *s = UNI_NORTH_PCI_HOST_BRIDGE(obj);
|
|
SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
|
|
PCIHostState *h = PCI_HOST_BRIDGE(obj);
|
|
|
|
/* Use values found on a real PowerMac */
|
|
/* Uninorth main bus */
|
|
memory_region_init_io(&h->conf_mem, OBJECT(h), &pci_host_conf_le_ops,
|
|
obj, "unin-pci-conf-idx", 0x1000);
|
|
memory_region_init_io(&h->data_mem, OBJECT(h), &unin_data_ops, obj,
|
|
"unin-pci-conf-data", 0x1000);
|
|
|
|
memory_region_init(&s->pci_mmio, OBJECT(s), "unin-pci-mmio",
|
|
0x100000000ULL);
|
|
memory_region_init_io(&s->pci_io, OBJECT(s), &unassigned_io_ops, obj,
|
|
"unin-pci-isa-mmio", 0x00800000);
|
|
|
|
memory_region_init_alias(&s->pci_hole, OBJECT(s),
|
|
"unin-pci-hole", &s->pci_mmio,
|
|
0x80000000ULL, 0x10000000ULL);
|
|
|
|
object_property_add_link(obj, "pic", TYPE_OPENPIC,
|
|
(Object **) &s->pic,
|
|
qdev_prop_allow_set_link_before_realize,
|
|
0, NULL);
|
|
|
|
sysbus_init_mmio(sbd, &h->conf_mem);
|
|
sysbus_init_mmio(sbd, &h->data_mem);
|
|
sysbus_init_mmio(sbd, &s->pci_hole);
|
|
sysbus_init_mmio(sbd, &s->pci_io);
|
|
}
|
|
|
|
static void pci_u3_agp_realize(DeviceState *dev, Error **errp)
|
|
{
|
|
UNINHostState *s = U3_AGP_HOST_BRIDGE(dev);
|
|
PCIHostState *h = PCI_HOST_BRIDGE(dev);
|
|
|
|
h->bus = pci_register_root_bus(dev, NULL,
|
|
pci_unin_set_irq, pci_unin_map_irq,
|
|
s,
|
|
&s->pci_mmio,
|
|
&s->pci_io,
|
|
PCI_DEVFN(11, 0), 4, TYPE_PCI_BUS);
|
|
|
|
pci_create_simple(h->bus, PCI_DEVFN(11, 0), "u3-agp");
|
|
pci_unin_init_irqs(s);
|
|
}
|
|
|
|
static void pci_u3_agp_init(Object *obj)
|
|
{
|
|
UNINHostState *s = U3_AGP_HOST_BRIDGE(obj);
|
|
SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
|
|
PCIHostState *h = PCI_HOST_BRIDGE(obj);
|
|
|
|
/* Uninorth U3 AGP bus */
|
|
memory_region_init_io(&h->conf_mem, OBJECT(h), &pci_host_conf_le_ops,
|
|
obj, "unin-pci-conf-idx", 0x1000);
|
|
memory_region_init_io(&h->data_mem, OBJECT(h), &unin_data_ops, obj,
|
|
"unin-pci-conf-data", 0x1000);
|
|
|
|
memory_region_init(&s->pci_mmio, OBJECT(s), "unin-pci-mmio",
|
|
0x100000000ULL);
|
|
memory_region_init_io(&s->pci_io, OBJECT(s), &unassigned_io_ops, obj,
|
|
"unin-pci-isa-mmio", 0x00800000);
|
|
|
|
memory_region_init_alias(&s->pci_hole, OBJECT(s),
|
|
"unin-pci-hole", &s->pci_mmio,
|
|
0x80000000ULL, 0x70000000ULL);
|
|
|
|
object_property_add_link(obj, "pic", TYPE_OPENPIC,
|
|
(Object **) &s->pic,
|
|
qdev_prop_allow_set_link_before_realize,
|
|
0, NULL);
|
|
|
|
sysbus_init_mmio(sbd, &h->conf_mem);
|
|
sysbus_init_mmio(sbd, &h->data_mem);
|
|
sysbus_init_mmio(sbd, &s->pci_hole);
|
|
sysbus_init_mmio(sbd, &s->pci_io);
|
|
}
|
|
|
|
static void pci_unin_agp_realize(DeviceState *dev, Error **errp)
|
|
{
|
|
UNINHostState *s = UNI_NORTH_AGP_HOST_BRIDGE(dev);
|
|
PCIHostState *h = PCI_HOST_BRIDGE(dev);
|
|
|
|
h->bus = pci_register_root_bus(dev, NULL,
|
|
pci_unin_set_irq, pci_unin_map_irq,
|
|
s,
|
|
&s->pci_mmio,
|
|
&s->pci_io,
|
|
PCI_DEVFN(11, 0), 4, TYPE_PCI_BUS);
|
|
|
|
pci_create_simple(h->bus, PCI_DEVFN(11, 0), "uni-north-agp");
|
|
pci_unin_init_irqs(s);
|
|
}
|
|
|
|
static void pci_unin_agp_init(Object *obj)
|
|
{
|
|
UNINHostState *s = UNI_NORTH_AGP_HOST_BRIDGE(obj);
|
|
SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
|
|
PCIHostState *h = PCI_HOST_BRIDGE(obj);
|
|
|
|
/* Uninorth AGP bus */
|
|
memory_region_init_io(&h->conf_mem, OBJECT(h), &pci_host_conf_le_ops,
|
|
obj, "unin-agp-conf-idx", 0x1000);
|
|
memory_region_init_io(&h->data_mem, OBJECT(h), &pci_host_data_le_ops,
|
|
obj, "unin-agp-conf-data", 0x1000);
|
|
|
|
object_property_add_link(obj, "pic", TYPE_OPENPIC,
|
|
(Object **) &s->pic,
|
|
qdev_prop_allow_set_link_before_realize,
|
|
0, NULL);
|
|
|
|
sysbus_init_mmio(sbd, &h->conf_mem);
|
|
sysbus_init_mmio(sbd, &h->data_mem);
|
|
}
|
|
|
|
static void pci_unin_internal_realize(DeviceState *dev, Error **errp)
|
|
{
|
|
UNINHostState *s = UNI_NORTH_INTERNAL_PCI_HOST_BRIDGE(dev);
|
|
PCIHostState *h = PCI_HOST_BRIDGE(dev);
|
|
|
|
h->bus = pci_register_root_bus(dev, NULL,
|
|
pci_unin_set_irq, pci_unin_map_irq,
|
|
s,
|
|
&s->pci_mmio,
|
|
&s->pci_io,
|
|
PCI_DEVFN(14, 0), 4, TYPE_PCI_BUS);
|
|
|
|
pci_create_simple(h->bus, PCI_DEVFN(14, 0), "uni-north-internal-pci");
|
|
pci_unin_init_irqs(s);
|
|
}
|
|
|
|
static void pci_unin_internal_init(Object *obj)
|
|
{
|
|
UNINHostState *s = UNI_NORTH_INTERNAL_PCI_HOST_BRIDGE(obj);
|
|
SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
|
|
PCIHostState *h = PCI_HOST_BRIDGE(obj);
|
|
|
|
/* Uninorth internal bus */
|
|
memory_region_init_io(&h->conf_mem, OBJECT(h), &pci_host_conf_le_ops,
|
|
obj, "unin-pci-conf-idx", 0x1000);
|
|
memory_region_init_io(&h->data_mem, OBJECT(h), &pci_host_data_le_ops,
|
|
obj, "unin-pci-conf-data", 0x1000);
|
|
|
|
object_property_add_link(obj, "pic", TYPE_OPENPIC,
|
|
(Object **) &s->pic,
|
|
qdev_prop_allow_set_link_before_realize,
|
|
0, NULL);
|
|
|
|
sysbus_init_mmio(sbd, &h->conf_mem);
|
|
sysbus_init_mmio(sbd, &h->data_mem);
|
|
}
|
|
|
|
static void unin_main_pci_host_realize(PCIDevice *d, Error **errp)
|
|
{
|
|
/* cache_line_size */
|
|
d->config[0x0C] = 0x08;
|
|
/* latency_timer */
|
|
d->config[0x0D] = 0x10;
|
|
/* capabilities_pointer */
|
|
d->config[0x34] = 0x00;
|
|
|
|
/*
|
|
* Set kMacRISCPCIAddressSelect (0x48) register to indicate PCI
|
|
* memory space with base 0x80000000, size 0x10000000 for Apple's
|
|
* AppleMacRiscPCI driver
|
|
*/
|
|
d->config[0x48] = 0x0;
|
|
d->config[0x49] = 0x0;
|
|
d->config[0x4a] = 0x0;
|
|
d->config[0x4b] = 0x1;
|
|
}
|
|
|
|
static void unin_agp_pci_host_realize(PCIDevice *d, Error **errp)
|
|
{
|
|
/* cache_line_size */
|
|
d->config[0x0C] = 0x08;
|
|
/* latency_timer */
|
|
d->config[0x0D] = 0x10;
|
|
/* capabilities_pointer
|
|
d->config[0x34] = 0x80; */
|
|
}
|
|
|
|
static void u3_agp_pci_host_realize(PCIDevice *d, Error **errp)
|
|
{
|
|
/* cache line size */
|
|
d->config[0x0C] = 0x08;
|
|
/* latency timer */
|
|
d->config[0x0D] = 0x10;
|
|
}
|
|
|
|
static void unin_internal_pci_host_realize(PCIDevice *d, Error **errp)
|
|
{
|
|
/* cache_line_size */
|
|
d->config[0x0C] = 0x08;
|
|
/* latency_timer */
|
|
d->config[0x0D] = 0x10;
|
|
/* capabilities_pointer */
|
|
d->config[0x34] = 0x00;
|
|
}
|
|
|
|
static void unin_main_pci_host_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
|
|
k->realize = unin_main_pci_host_realize;
|
|
k->vendor_id = PCI_VENDOR_ID_APPLE;
|
|
k->device_id = PCI_DEVICE_ID_APPLE_UNI_N_PCI;
|
|
k->revision = 0x00;
|
|
k->class_id = PCI_CLASS_BRIDGE_HOST;
|
|
/*
|
|
* PCI-facing part of the host bridge, not usable without the
|
|
* host-facing part, which can't be device_add'ed, yet.
|
|
*/
|
|
dc->user_creatable = false;
|
|
}
|
|
|
|
static const TypeInfo unin_main_pci_host_info = {
|
|
.name = "uni-north-pci",
|
|
.parent = TYPE_PCI_DEVICE,
|
|
.instance_size = sizeof(PCIDevice),
|
|
.class_init = unin_main_pci_host_class_init,
|
|
.interfaces = (InterfaceInfo[]) {
|
|
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
|
{ },
|
|
},
|
|
};
|
|
|
|
static void u3_agp_pci_host_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
|
|
k->realize = u3_agp_pci_host_realize;
|
|
k->vendor_id = PCI_VENDOR_ID_APPLE;
|
|
k->device_id = PCI_DEVICE_ID_APPLE_U3_AGP;
|
|
k->revision = 0x00;
|
|
k->class_id = PCI_CLASS_BRIDGE_HOST;
|
|
/*
|
|
* PCI-facing part of the host bridge, not usable without the
|
|
* host-facing part, which can't be device_add'ed, yet.
|
|
*/
|
|
dc->user_creatable = false;
|
|
}
|
|
|
|
static const TypeInfo u3_agp_pci_host_info = {
|
|
.name = "u3-agp",
|
|
.parent = TYPE_PCI_DEVICE,
|
|
.instance_size = sizeof(PCIDevice),
|
|
.class_init = u3_agp_pci_host_class_init,
|
|
.interfaces = (InterfaceInfo[]) {
|
|
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
|
{ },
|
|
},
|
|
};
|
|
|
|
static void unin_agp_pci_host_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
|
|
k->realize = unin_agp_pci_host_realize;
|
|
k->vendor_id = PCI_VENDOR_ID_APPLE;
|
|
k->device_id = PCI_DEVICE_ID_APPLE_UNI_N_AGP;
|
|
k->revision = 0x00;
|
|
k->class_id = PCI_CLASS_BRIDGE_HOST;
|
|
/*
|
|
* PCI-facing part of the host bridge, not usable without the
|
|
* host-facing part, which can't be device_add'ed, yet.
|
|
*/
|
|
dc->user_creatable = false;
|
|
}
|
|
|
|
static const TypeInfo unin_agp_pci_host_info = {
|
|
.name = "uni-north-agp",
|
|
.parent = TYPE_PCI_DEVICE,
|
|
.instance_size = sizeof(PCIDevice),
|
|
.class_init = unin_agp_pci_host_class_init,
|
|
.interfaces = (InterfaceInfo[]) {
|
|
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
|
{ },
|
|
},
|
|
};
|
|
|
|
static void unin_internal_pci_host_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
|
|
k->realize = unin_internal_pci_host_realize;
|
|
k->vendor_id = PCI_VENDOR_ID_APPLE;
|
|
k->device_id = PCI_DEVICE_ID_APPLE_UNI_N_I_PCI;
|
|
k->revision = 0x00;
|
|
k->class_id = PCI_CLASS_BRIDGE_HOST;
|
|
/*
|
|
* PCI-facing part of the host bridge, not usable without the
|
|
* host-facing part, which can't be device_add'ed, yet.
|
|
*/
|
|
dc->user_creatable = false;
|
|
}
|
|
|
|
static const TypeInfo unin_internal_pci_host_info = {
|
|
.name = "uni-north-internal-pci",
|
|
.parent = TYPE_PCI_DEVICE,
|
|
.instance_size = sizeof(PCIDevice),
|
|
.class_init = unin_internal_pci_host_class_init,
|
|
.interfaces = (InterfaceInfo[]) {
|
|
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
|
{ },
|
|
},
|
|
};
|
|
|
|
static Property pci_unin_main_pci_host_props[] = {
|
|
DEFINE_PROP_UINT32("ofw-addr", UNINHostState, ofw_addr, -1),
|
|
DEFINE_PROP_END_OF_LIST()
|
|
};
|
|
|
|
static void pci_unin_main_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
SysBusDeviceClass *sbc = SYS_BUS_DEVICE_CLASS(klass);
|
|
|
|
dc->realize = pci_unin_main_realize;
|
|
dc->props = pci_unin_main_pci_host_props;
|
|
set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
|
|
dc->fw_name = "pci";
|
|
sbc->explicit_ofw_unit_address = pci_unin_main_ofw_unit_address;
|
|
}
|
|
|
|
static const TypeInfo pci_unin_main_info = {
|
|
.name = TYPE_UNI_NORTH_PCI_HOST_BRIDGE,
|
|
.parent = TYPE_PCI_HOST_BRIDGE,
|
|
.instance_size = sizeof(UNINHostState),
|
|
.instance_init = pci_unin_main_init,
|
|
.class_init = pci_unin_main_class_init,
|
|
};
|
|
|
|
static void pci_u3_agp_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
|
|
dc->realize = pci_u3_agp_realize;
|
|
set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
|
|
}
|
|
|
|
static const TypeInfo pci_u3_agp_info = {
|
|
.name = TYPE_U3_AGP_HOST_BRIDGE,
|
|
.parent = TYPE_PCI_HOST_BRIDGE,
|
|
.instance_size = sizeof(UNINHostState),
|
|
.instance_init = pci_u3_agp_init,
|
|
.class_init = pci_u3_agp_class_init,
|
|
};
|
|
|
|
static void pci_unin_agp_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
|
|
dc->realize = pci_unin_agp_realize;
|
|
set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
|
|
}
|
|
|
|
static const TypeInfo pci_unin_agp_info = {
|
|
.name = TYPE_UNI_NORTH_AGP_HOST_BRIDGE,
|
|
.parent = TYPE_PCI_HOST_BRIDGE,
|
|
.instance_size = sizeof(UNINHostState),
|
|
.instance_init = pci_unin_agp_init,
|
|
.class_init = pci_unin_agp_class_init,
|
|
};
|
|
|
|
static void pci_unin_internal_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
|
|
dc->realize = pci_unin_internal_realize;
|
|
set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
|
|
}
|
|
|
|
static const TypeInfo pci_unin_internal_info = {
|
|
.name = TYPE_UNI_NORTH_INTERNAL_PCI_HOST_BRIDGE,
|
|
.parent = TYPE_PCI_HOST_BRIDGE,
|
|
.instance_size = sizeof(UNINHostState),
|
|
.instance_init = pci_unin_internal_init,
|
|
.class_init = pci_unin_internal_class_init,
|
|
};
|
|
|
|
/* UniN device */
|
|
static void unin_write(void *opaque, hwaddr addr, uint64_t value,
|
|
unsigned size)
|
|
{
|
|
trace_unin_write(addr, value);
|
|
}
|
|
|
|
static uint64_t unin_read(void *opaque, hwaddr addr, unsigned size)
|
|
{
|
|
uint32_t value;
|
|
|
|
switch (addr) {
|
|
case 0:
|
|
value = UNINORTH_VERSION_10A;
|
|
break;
|
|
default:
|
|
value = 0;
|
|
}
|
|
|
|
trace_unin_read(addr, value);
|
|
|
|
return value;
|
|
}
|
|
|
|
static const MemoryRegionOps unin_ops = {
|
|
.read = unin_read,
|
|
.write = unin_write,
|
|
.endianness = DEVICE_BIG_ENDIAN,
|
|
};
|
|
|
|
static void unin_init(Object *obj)
|
|
{
|
|
UNINState *s = UNI_NORTH(obj);
|
|
SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
|
|
|
|
memory_region_init_io(&s->mem, obj, &unin_ops, s, "unin", 0x1000);
|
|
|
|
sysbus_init_mmio(sbd, &s->mem);
|
|
}
|
|
|
|
static void unin_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
|
|
set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
|
|
}
|
|
|
|
static const TypeInfo unin_info = {
|
|
.name = TYPE_UNI_NORTH,
|
|
.parent = TYPE_SYS_BUS_DEVICE,
|
|
.instance_size = sizeof(UNINState),
|
|
.instance_init = unin_init,
|
|
.class_init = unin_class_init,
|
|
};
|
|
|
|
static void unin_register_types(void)
|
|
{
|
|
type_register_static(&unin_main_pci_host_info);
|
|
type_register_static(&u3_agp_pci_host_info);
|
|
type_register_static(&unin_agp_pci_host_info);
|
|
type_register_static(&unin_internal_pci_host_info);
|
|
|
|
type_register_static(&pci_unin_main_info);
|
|
type_register_static(&pci_u3_agp_info);
|
|
type_register_static(&pci_unin_agp_info);
|
|
type_register_static(&pci_unin_internal_info);
|
|
|
|
type_register_static(&unin_info);
|
|
}
|
|
|
|
type_init(unin_register_types)
|