6717f587a4
At present, all DMA transfers complete inline (so a looping descriptor queue will lock up the device). We also do not model pause/abort, arbitrarion/priority, or debug features. Signed-off-by: Grégory ESTRADE <gregory.estrade@gmail.com> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Andrew Baumann <Andrew.Baumann@microsoft.com> Message-id: 1457467526-8840-6-git-send-email-Andrew.Baumann@microsoft.com [AB: implement 2D mode, cleanup/refactoring for upstream submission] Signed-off-by: Andrew Baumann <Andrew.Baumann@microsoft.com> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
312 lines
11 KiB
C
312 lines
11 KiB
C
/*
|
|
* Raspberry Pi emulation (c) 2012 Gregory Estrade
|
|
* Upstreaming code cleanup [including bcm2835_*] (c) 2013 Jan Petrous
|
|
*
|
|
* Rasperry Pi 2 emulation and refactoring Copyright (c) 2015, Microsoft
|
|
* Written by Andrew Baumann
|
|
*
|
|
* This code is licensed under the GNU GPLv2 and later.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "hw/arm/bcm2835_peripherals.h"
|
|
#include "hw/misc/bcm2835_mbox_defs.h"
|
|
#include "hw/arm/raspi_platform.h"
|
|
#include "sysemu/char.h"
|
|
|
|
/* Peripheral base address on the VC (GPU) system bus */
|
|
#define BCM2835_VC_PERI_BASE 0x7e000000
|
|
|
|
/* Capabilities for SD controller: no DMA, high-speed, default clocks etc. */
|
|
#define BCM2835_SDHC_CAPAREG 0x52034b4
|
|
|
|
static void bcm2835_peripherals_init(Object *obj)
|
|
{
|
|
BCM2835PeripheralState *s = BCM2835_PERIPHERALS(obj);
|
|
|
|
/* Memory region for peripheral devices, which we export to our parent */
|
|
memory_region_init(&s->peri_mr, obj,"bcm2835-peripherals", 0x1000000);
|
|
object_property_add_child(obj, "peripheral-io", OBJECT(&s->peri_mr), NULL);
|
|
sysbus_init_mmio(SYS_BUS_DEVICE(s), &s->peri_mr);
|
|
|
|
/* Internal memory region for peripheral bus addresses (not exported) */
|
|
memory_region_init(&s->gpu_bus_mr, obj, "bcm2835-gpu", (uint64_t)1 << 32);
|
|
object_property_add_child(obj, "gpu-bus", OBJECT(&s->gpu_bus_mr), NULL);
|
|
|
|
/* Internal memory region for request/response communication with
|
|
* mailbox-addressable peripherals (not exported)
|
|
*/
|
|
memory_region_init(&s->mbox_mr, obj, "bcm2835-mbox",
|
|
MBOX_CHAN_COUNT << MBOX_AS_CHAN_SHIFT);
|
|
|
|
/* Interrupt Controller */
|
|
object_initialize(&s->ic, sizeof(s->ic), TYPE_BCM2835_IC);
|
|
object_property_add_child(obj, "ic", OBJECT(&s->ic), NULL);
|
|
qdev_set_parent_bus(DEVICE(&s->ic), sysbus_get_default());
|
|
|
|
/* UART0 */
|
|
s->uart0 = SYS_BUS_DEVICE(object_new("pl011"));
|
|
object_property_add_child(obj, "uart0", OBJECT(s->uart0), NULL);
|
|
qdev_set_parent_bus(DEVICE(s->uart0), sysbus_get_default());
|
|
|
|
/* AUX / UART1 */
|
|
object_initialize(&s->aux, sizeof(s->aux), TYPE_BCM2835_AUX);
|
|
object_property_add_child(obj, "aux", OBJECT(&s->aux), NULL);
|
|
qdev_set_parent_bus(DEVICE(&s->aux), sysbus_get_default());
|
|
|
|
/* Mailboxes */
|
|
object_initialize(&s->mboxes, sizeof(s->mboxes), TYPE_BCM2835_MBOX);
|
|
object_property_add_child(obj, "mbox", OBJECT(&s->mboxes), NULL);
|
|
qdev_set_parent_bus(DEVICE(&s->mboxes), sysbus_get_default());
|
|
|
|
object_property_add_const_link(OBJECT(&s->mboxes), "mbox-mr",
|
|
OBJECT(&s->mbox_mr), &error_abort);
|
|
|
|
/* Framebuffer */
|
|
object_initialize(&s->fb, sizeof(s->fb), TYPE_BCM2835_FB);
|
|
object_property_add_child(obj, "fb", OBJECT(&s->fb), NULL);
|
|
object_property_add_alias(obj, "vcram-size", OBJECT(&s->fb), "vcram-size",
|
|
&error_abort);
|
|
qdev_set_parent_bus(DEVICE(&s->fb), sysbus_get_default());
|
|
|
|
object_property_add_const_link(OBJECT(&s->fb), "dma-mr",
|
|
OBJECT(&s->gpu_bus_mr), &error_abort);
|
|
|
|
/* Property channel */
|
|
object_initialize(&s->property, sizeof(s->property), TYPE_BCM2835_PROPERTY);
|
|
object_property_add_child(obj, "property", OBJECT(&s->property), NULL);
|
|
object_property_add_alias(obj, "board-rev", OBJECT(&s->property),
|
|
"board-rev", &error_abort);
|
|
qdev_set_parent_bus(DEVICE(&s->property), sysbus_get_default());
|
|
|
|
object_property_add_const_link(OBJECT(&s->property), "fb",
|
|
OBJECT(&s->fb), &error_abort);
|
|
object_property_add_const_link(OBJECT(&s->property), "dma-mr",
|
|
OBJECT(&s->gpu_bus_mr), &error_abort);
|
|
|
|
/* Extended Mass Media Controller */
|
|
object_initialize(&s->sdhci, sizeof(s->sdhci), TYPE_SYSBUS_SDHCI);
|
|
object_property_add_child(obj, "sdhci", OBJECT(&s->sdhci), NULL);
|
|
qdev_set_parent_bus(DEVICE(&s->sdhci), sysbus_get_default());
|
|
|
|
/* DMA Channels */
|
|
object_initialize(&s->dma, sizeof(s->dma), TYPE_BCM2835_DMA);
|
|
object_property_add_child(obj, "dma", OBJECT(&s->dma), NULL);
|
|
qdev_set_parent_bus(DEVICE(&s->dma), sysbus_get_default());
|
|
|
|
object_property_add_const_link(OBJECT(&s->dma), "dma-mr",
|
|
OBJECT(&s->gpu_bus_mr), &error_abort);
|
|
}
|
|
|
|
static void bcm2835_peripherals_realize(DeviceState *dev, Error **errp)
|
|
{
|
|
BCM2835PeripheralState *s = BCM2835_PERIPHERALS(dev);
|
|
Object *obj;
|
|
MemoryRegion *ram;
|
|
Error *err = NULL;
|
|
uint32_t ram_size, vcram_size;
|
|
CharDriverState *chr;
|
|
int n;
|
|
|
|
obj = object_property_get_link(OBJECT(dev), "ram", &err);
|
|
if (obj == NULL) {
|
|
error_setg(errp, "%s: required ram link not found: %s",
|
|
__func__, error_get_pretty(err));
|
|
return;
|
|
}
|
|
|
|
ram = MEMORY_REGION(obj);
|
|
ram_size = memory_region_size(ram);
|
|
|
|
/* Map peripherals and RAM into the GPU address space. */
|
|
memory_region_init_alias(&s->peri_mr_alias, OBJECT(s),
|
|
"bcm2835-peripherals", &s->peri_mr, 0,
|
|
memory_region_size(&s->peri_mr));
|
|
|
|
memory_region_add_subregion_overlap(&s->gpu_bus_mr, BCM2835_VC_PERI_BASE,
|
|
&s->peri_mr_alias, 1);
|
|
|
|
/* RAM is aliased four times (different cache configurations) on the GPU */
|
|
for (n = 0; n < 4; n++) {
|
|
memory_region_init_alias(&s->ram_alias[n], OBJECT(s),
|
|
"bcm2835-gpu-ram-alias[*]", ram, 0, ram_size);
|
|
memory_region_add_subregion_overlap(&s->gpu_bus_mr, (hwaddr)n << 30,
|
|
&s->ram_alias[n], 0);
|
|
}
|
|
|
|
/* Interrupt Controller */
|
|
object_property_set_bool(OBJECT(&s->ic), true, "realized", &err);
|
|
if (err) {
|
|
error_propagate(errp, err);
|
|
return;
|
|
}
|
|
|
|
memory_region_add_subregion(&s->peri_mr, ARMCTRL_IC_OFFSET,
|
|
sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->ic), 0));
|
|
sysbus_pass_irq(SYS_BUS_DEVICE(s), SYS_BUS_DEVICE(&s->ic));
|
|
|
|
/* UART0 */
|
|
object_property_set_bool(OBJECT(s->uart0), true, "realized", &err);
|
|
if (err) {
|
|
error_propagate(errp, err);
|
|
return;
|
|
}
|
|
|
|
memory_region_add_subregion(&s->peri_mr, UART0_OFFSET,
|
|
sysbus_mmio_get_region(s->uart0, 0));
|
|
sysbus_connect_irq(s->uart0, 0,
|
|
qdev_get_gpio_in_named(DEVICE(&s->ic), BCM2835_IC_GPU_IRQ,
|
|
INTERRUPT_UART));
|
|
|
|
/* AUX / UART1 */
|
|
/* TODO: don't call qemu_char_get_next_serial() here, instead set
|
|
* chardev properties for each uart at the board level, once pl011
|
|
* (uart0) has been updated to avoid qemu_char_get_next_serial()
|
|
*/
|
|
chr = qemu_char_get_next_serial();
|
|
if (chr == NULL) {
|
|
chr = qemu_chr_new("bcm2835.uart1", "null", NULL);
|
|
}
|
|
qdev_prop_set_chr(DEVICE(&s->aux), "chardev", chr);
|
|
|
|
object_property_set_bool(OBJECT(&s->aux), true, "realized", &err);
|
|
if (err) {
|
|
error_propagate(errp, err);
|
|
return;
|
|
}
|
|
|
|
memory_region_add_subregion(&s->peri_mr, UART1_OFFSET,
|
|
sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->aux), 0));
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->aux), 0,
|
|
qdev_get_gpio_in_named(DEVICE(&s->ic), BCM2835_IC_GPU_IRQ,
|
|
INTERRUPT_AUX));
|
|
|
|
/* Mailboxes */
|
|
object_property_set_bool(OBJECT(&s->mboxes), true, "realized", &err);
|
|
if (err) {
|
|
error_propagate(errp, err);
|
|
return;
|
|
}
|
|
|
|
memory_region_add_subregion(&s->peri_mr, ARMCTRL_0_SBM_OFFSET,
|
|
sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->mboxes), 0));
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->mboxes), 0,
|
|
qdev_get_gpio_in_named(DEVICE(&s->ic), BCM2835_IC_ARM_IRQ,
|
|
INTERRUPT_ARM_MAILBOX));
|
|
|
|
/* Framebuffer */
|
|
vcram_size = (uint32_t)object_property_get_int(OBJECT(s), "vcram-size",
|
|
&err);
|
|
if (err) {
|
|
error_propagate(errp, err);
|
|
return;
|
|
}
|
|
|
|
object_property_set_int(OBJECT(&s->fb), ram_size - vcram_size,
|
|
"vcram-base", &err);
|
|
if (err) {
|
|
error_propagate(errp, err);
|
|
return;
|
|
}
|
|
|
|
object_property_set_bool(OBJECT(&s->fb), true, "realized", &err);
|
|
if (err) {
|
|
error_propagate(errp, err);
|
|
return;
|
|
}
|
|
|
|
memory_region_add_subregion(&s->mbox_mr, MBOX_CHAN_FB << MBOX_AS_CHAN_SHIFT,
|
|
sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->fb), 0));
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->fb), 0,
|
|
qdev_get_gpio_in(DEVICE(&s->mboxes), MBOX_CHAN_FB));
|
|
|
|
/* Property channel */
|
|
object_property_set_bool(OBJECT(&s->property), true, "realized", &err);
|
|
if (err) {
|
|
error_propagate(errp, err);
|
|
return;
|
|
}
|
|
|
|
memory_region_add_subregion(&s->mbox_mr,
|
|
MBOX_CHAN_PROPERTY << MBOX_AS_CHAN_SHIFT,
|
|
sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->property), 0));
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->property), 0,
|
|
qdev_get_gpio_in(DEVICE(&s->mboxes), MBOX_CHAN_PROPERTY));
|
|
|
|
/* Extended Mass Media Controller */
|
|
object_property_set_int(OBJECT(&s->sdhci), BCM2835_SDHC_CAPAREG, "capareg",
|
|
&err);
|
|
if (err) {
|
|
error_propagate(errp, err);
|
|
return;
|
|
}
|
|
|
|
object_property_set_bool(OBJECT(&s->sdhci), true, "pending-insert-quirk",
|
|
&err);
|
|
if (err) {
|
|
error_propagate(errp, err);
|
|
return;
|
|
}
|
|
|
|
object_property_set_bool(OBJECT(&s->sdhci), true, "realized", &err);
|
|
if (err) {
|
|
error_propagate(errp, err);
|
|
return;
|
|
}
|
|
|
|
memory_region_add_subregion(&s->peri_mr, EMMC_OFFSET,
|
|
sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->sdhci), 0));
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->sdhci), 0,
|
|
qdev_get_gpio_in_named(DEVICE(&s->ic), BCM2835_IC_GPU_IRQ,
|
|
INTERRUPT_ARASANSDIO));
|
|
object_property_add_alias(OBJECT(s), "sd-bus", OBJECT(&s->sdhci), "sd-bus",
|
|
&err);
|
|
if (err) {
|
|
error_propagate(errp, err);
|
|
return;
|
|
}
|
|
|
|
/* DMA Channels */
|
|
object_property_set_bool(OBJECT(&s->dma), true, "realized", &err);
|
|
if (err) {
|
|
error_propagate(errp, err);
|
|
return;
|
|
}
|
|
|
|
memory_region_add_subregion(&s->peri_mr, DMA_OFFSET,
|
|
sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->dma), 0));
|
|
memory_region_add_subregion(&s->peri_mr, DMA15_OFFSET,
|
|
sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->dma), 1));
|
|
|
|
for (n = 0; n <= 12; n++) {
|
|
sysbus_connect_irq(SYS_BUS_DEVICE(&s->dma), n,
|
|
qdev_get_gpio_in_named(DEVICE(&s->ic),
|
|
BCM2835_IC_GPU_IRQ,
|
|
INTERRUPT_DMA0 + n));
|
|
}
|
|
}
|
|
|
|
static void bcm2835_peripherals_class_init(ObjectClass *oc, void *data)
|
|
{
|
|
DeviceClass *dc = DEVICE_CLASS(oc);
|
|
|
|
dc->realize = bcm2835_peripherals_realize;
|
|
/* Reason: realize() method uses qemu_char_get_next_serial() */
|
|
dc->cannot_instantiate_with_device_add_yet = true;
|
|
}
|
|
|
|
static const TypeInfo bcm2835_peripherals_type_info = {
|
|
.name = TYPE_BCM2835_PERIPHERALS,
|
|
.parent = TYPE_SYS_BUS_DEVICE,
|
|
.instance_size = sizeof(BCM2835PeripheralState),
|
|
.instance_init = bcm2835_peripherals_init,
|
|
.class_init = bcm2835_peripherals_class_init,
|
|
};
|
|
|
|
static void bcm2835_peripherals_register_types(void)
|
|
{
|
|
type_register_static(&bcm2835_peripherals_type_info);
|
|
}
|
|
|
|
type_init(bcm2835_peripherals_register_types)
|