Xuzhou Cheng 668351a548 hw/arm: xlnx-zynqmp: Connect a Xilinx CSU DMA module for QSPI
Add a Xilinx CSU DMA module to ZynqMP SoC, and connent the stream
link of GQSPI to CSU DMA.

Signed-off-by: Xuzhou Cheng <xuzhou.cheng@windriver.com>
Signed-off-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Message-id: 20210303135254.3970-4-bmeng.cn@gmail.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2021-03-10 13:54:51 +00:00
..
2021-03-08 17:20:03 +00:00
2020-12-10 12:15:07 -05:00
2020-12-15 12:51:55 -05:00
2020-12-10 12:15:04 -05:00
2021-02-11 11:50:14 +00:00
2021-03-05 15:17:34 +00:00
2020-12-08 13:48:57 -05:00
2021-02-05 08:52:59 -05:00