774204cf98
This commit adds support for x2APIC transitions when writing to MSR_IA32_APICBASE register and finally adds CPUID_EXT_X2APIC to TCG_EXT_FEATURES. The set_base in APICCommonClass now returns an integer to indicate error in execution. apic_set_base return -1 on invalid APIC state transition, accelerator can use this to raise appropriate exception. Signed-off-by: Bui Quang Minh <minhquangbui99@gmail.com> Message-Id: <20240111154404.5333-4-minhquangbui99@gmail.com> Acked-by: Michael S. Tsirkin <mst@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
105 lines
2.4 KiB
C
105 lines
2.4 KiB
C
/*
|
|
* Xen basic APIC support
|
|
*
|
|
* Copyright (c) 2012 Citrix
|
|
*
|
|
* Authors:
|
|
* Wei Liu <wei.liu2@citrix.com>
|
|
*
|
|
* This work is licensed under the terms of the GNU GPL version 2 or
|
|
* later. See the COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "hw/i386/apic_internal.h"
|
|
#include "hw/pci/msi.h"
|
|
#include "hw/xen/xen.h"
|
|
#include "qemu/module.h"
|
|
|
|
static uint64_t xen_apic_mem_read(void *opaque, hwaddr addr,
|
|
unsigned size)
|
|
{
|
|
return ~(uint64_t)0;
|
|
}
|
|
|
|
static void xen_apic_mem_write(void *opaque, hwaddr addr,
|
|
uint64_t data, unsigned size)
|
|
{
|
|
if (size != sizeof(uint32_t)) {
|
|
fprintf(stderr, "Xen: APIC write data size = %d, invalid\n", size);
|
|
return;
|
|
}
|
|
|
|
xen_hvm_inject_msi(addr, data);
|
|
}
|
|
|
|
static const MemoryRegionOps xen_apic_io_ops = {
|
|
.read = xen_apic_mem_read,
|
|
.write = xen_apic_mem_write,
|
|
.endianness = DEVICE_NATIVE_ENDIAN,
|
|
};
|
|
|
|
static void xen_apic_realize(DeviceState *dev, Error **errp)
|
|
{
|
|
APICCommonState *s = APIC_COMMON(dev);
|
|
|
|
s->vapic_control = 0;
|
|
memory_region_init_io(&s->io_memory, OBJECT(s), &xen_apic_io_ops, s,
|
|
"xen-apic-msi", APIC_SPACE_SIZE);
|
|
msi_nonbroken = true;
|
|
}
|
|
|
|
static int xen_apic_set_base(APICCommonState *s, uint64_t val)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static void xen_apic_set_tpr(APICCommonState *s, uint8_t val)
|
|
{
|
|
}
|
|
|
|
static uint8_t xen_apic_get_tpr(APICCommonState *s)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static void xen_apic_vapic_base_update(APICCommonState *s)
|
|
{
|
|
}
|
|
|
|
static void xen_apic_external_nmi(APICCommonState *s)
|
|
{
|
|
}
|
|
|
|
static void xen_send_msi(MSIMessage *msi)
|
|
{
|
|
xen_hvm_inject_msi(msi->address, msi->data);
|
|
}
|
|
|
|
static void xen_apic_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
APICCommonClass *k = APIC_COMMON_CLASS(klass);
|
|
|
|
k->realize = xen_apic_realize;
|
|
k->set_base = xen_apic_set_base;
|
|
k->set_tpr = xen_apic_set_tpr;
|
|
k->get_tpr = xen_apic_get_tpr;
|
|
k->vapic_base_update = xen_apic_vapic_base_update;
|
|
k->external_nmi = xen_apic_external_nmi;
|
|
k->send_msi = xen_send_msi;
|
|
}
|
|
|
|
static const TypeInfo xen_apic_info = {
|
|
.name = "xen-apic",
|
|
.parent = TYPE_APIC_COMMON,
|
|
.instance_size = sizeof(APICCommonState),
|
|
.class_init = xen_apic_class_init,
|
|
};
|
|
|
|
static void xen_apic_register_types(void)
|
|
{
|
|
type_register_static(&xen_apic_info);
|
|
}
|
|
|
|
type_init(xen_apic_register_types)
|