7caa33f7be
variable. Noticed by Erik de Castro Lopo. git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4334 c046a42c-6fe2-441c-8c8c-71466251a162
269 lines
7.0 KiB
C
269 lines
7.0 KiB
C
#include "hw/hw.h"
|
|
#include "hw/boards.h"
|
|
#include "hw/pc.h"
|
|
#include "hw/isa.h"
|
|
|
|
#include "exec-all.h"
|
|
|
|
void register_machines(void)
|
|
{
|
|
qemu_register_machine(&pc_machine);
|
|
qemu_register_machine(&isapc_machine);
|
|
}
|
|
|
|
static void cpu_put_seg(QEMUFile *f, SegmentCache *dt)
|
|
{
|
|
qemu_put_be32(f, dt->selector);
|
|
qemu_put_betl(f, dt->base);
|
|
qemu_put_be32(f, dt->limit);
|
|
qemu_put_be32(f, dt->flags);
|
|
}
|
|
|
|
static void cpu_get_seg(QEMUFile *f, SegmentCache *dt)
|
|
{
|
|
dt->selector = qemu_get_be32(f);
|
|
dt->base = qemu_get_betl(f);
|
|
dt->limit = qemu_get_be32(f);
|
|
dt->flags = qemu_get_be32(f);
|
|
}
|
|
|
|
void cpu_save(QEMUFile *f, void *opaque)
|
|
{
|
|
CPUState *env = opaque;
|
|
uint16_t fptag, fpus, fpuc, fpregs_format;
|
|
uint32_t hflags;
|
|
int32_t a20_mask;
|
|
int i;
|
|
|
|
for(i = 0; i < CPU_NB_REGS; i++)
|
|
qemu_put_betls(f, &env->regs[i]);
|
|
qemu_put_betls(f, &env->eip);
|
|
qemu_put_betls(f, &env->eflags);
|
|
hflags = env->hflags; /* XXX: suppress most of the redundant hflags */
|
|
qemu_put_be32s(f, &hflags);
|
|
|
|
/* FPU */
|
|
fpuc = env->fpuc;
|
|
fpus = (env->fpus & ~0x3800) | (env->fpstt & 0x7) << 11;
|
|
fptag = 0;
|
|
for(i = 0; i < 8; i++) {
|
|
fptag |= ((!env->fptags[i]) << i);
|
|
}
|
|
|
|
qemu_put_be16s(f, &fpuc);
|
|
qemu_put_be16s(f, &fpus);
|
|
qemu_put_be16s(f, &fptag);
|
|
|
|
#ifdef USE_X86LDOUBLE
|
|
fpregs_format = 0;
|
|
#else
|
|
fpregs_format = 1;
|
|
#endif
|
|
qemu_put_be16s(f, &fpregs_format);
|
|
|
|
for(i = 0; i < 8; i++) {
|
|
#ifdef USE_X86LDOUBLE
|
|
{
|
|
uint64_t mant;
|
|
uint16_t exp;
|
|
/* we save the real CPU data (in case of MMX usage only 'mant'
|
|
contains the MMX register */
|
|
cpu_get_fp80(&mant, &exp, env->fpregs[i].d);
|
|
qemu_put_be64(f, mant);
|
|
qemu_put_be16(f, exp);
|
|
}
|
|
#else
|
|
/* if we use doubles for float emulation, we save the doubles to
|
|
avoid losing information in case of MMX usage. It can give
|
|
problems if the image is restored on a CPU where long
|
|
doubles are used instead. */
|
|
qemu_put_be64(f, env->fpregs[i].mmx.MMX_Q(0));
|
|
#endif
|
|
}
|
|
|
|
for(i = 0; i < 6; i++)
|
|
cpu_put_seg(f, &env->segs[i]);
|
|
cpu_put_seg(f, &env->ldt);
|
|
cpu_put_seg(f, &env->tr);
|
|
cpu_put_seg(f, &env->gdt);
|
|
cpu_put_seg(f, &env->idt);
|
|
|
|
qemu_put_be32s(f, &env->sysenter_cs);
|
|
qemu_put_be32s(f, &env->sysenter_esp);
|
|
qemu_put_be32s(f, &env->sysenter_eip);
|
|
|
|
qemu_put_betls(f, &env->cr[0]);
|
|
qemu_put_betls(f, &env->cr[2]);
|
|
qemu_put_betls(f, &env->cr[3]);
|
|
qemu_put_betls(f, &env->cr[4]);
|
|
|
|
for(i = 0; i < 8; i++)
|
|
qemu_put_betls(f, &env->dr[i]);
|
|
|
|
/* MMU */
|
|
a20_mask = (int32_t) env->a20_mask;
|
|
qemu_put_be32s(f, &a20_mask);
|
|
|
|
/* XMM */
|
|
qemu_put_be32s(f, &env->mxcsr);
|
|
for(i = 0; i < CPU_NB_REGS; i++) {
|
|
qemu_put_be64s(f, &env->xmm_regs[i].XMM_Q(0));
|
|
qemu_put_be64s(f, &env->xmm_regs[i].XMM_Q(1));
|
|
}
|
|
|
|
#ifdef TARGET_X86_64
|
|
qemu_put_be64s(f, &env->efer);
|
|
qemu_put_be64s(f, &env->star);
|
|
qemu_put_be64s(f, &env->lstar);
|
|
qemu_put_be64s(f, &env->cstar);
|
|
qemu_put_be64s(f, &env->fmask);
|
|
qemu_put_be64s(f, &env->kernelgsbase);
|
|
#endif
|
|
qemu_put_be32s(f, &env->smbase);
|
|
}
|
|
|
|
#ifdef USE_X86LDOUBLE
|
|
/* XXX: add that in a FPU generic layer */
|
|
union x86_longdouble {
|
|
uint64_t mant;
|
|
uint16_t exp;
|
|
};
|
|
|
|
#define MANTD1(fp) (fp & ((1LL << 52) - 1))
|
|
#define EXPBIAS1 1023
|
|
#define EXPD1(fp) ((fp >> 52) & 0x7FF)
|
|
#define SIGND1(fp) ((fp >> 32) & 0x80000000)
|
|
|
|
static void fp64_to_fp80(union x86_longdouble *p, uint64_t temp)
|
|
{
|
|
int e;
|
|
/* mantissa */
|
|
p->mant = (MANTD1(temp) << 11) | (1LL << 63);
|
|
/* exponent + sign */
|
|
e = EXPD1(temp) - EXPBIAS1 + 16383;
|
|
e |= SIGND1(temp) >> 16;
|
|
p->exp = e;
|
|
}
|
|
#endif
|
|
|
|
int cpu_load(QEMUFile *f, void *opaque, int version_id)
|
|
{
|
|
CPUState *env = opaque;
|
|
int i, guess_mmx;
|
|
uint32_t hflags;
|
|
uint16_t fpus, fpuc, fptag, fpregs_format;
|
|
int32_t a20_mask;
|
|
|
|
if (version_id != 3 && version_id != 4)
|
|
return -EINVAL;
|
|
for(i = 0; i < CPU_NB_REGS; i++)
|
|
qemu_get_betls(f, &env->regs[i]);
|
|
qemu_get_betls(f, &env->eip);
|
|
qemu_get_betls(f, &env->eflags);
|
|
qemu_get_be32s(f, &hflags);
|
|
|
|
qemu_get_be16s(f, &fpuc);
|
|
qemu_get_be16s(f, &fpus);
|
|
qemu_get_be16s(f, &fptag);
|
|
qemu_get_be16s(f, &fpregs_format);
|
|
|
|
/* NOTE: we cannot always restore the FPU state if the image come
|
|
from a host with a different 'USE_X86LDOUBLE' define. We guess
|
|
if we are in an MMX state to restore correctly in that case. */
|
|
guess_mmx = ((fptag == 0xff) && (fpus & 0x3800) == 0);
|
|
for(i = 0; i < 8; i++) {
|
|
uint64_t mant;
|
|
uint16_t exp;
|
|
|
|
switch(fpregs_format) {
|
|
case 0:
|
|
mant = qemu_get_be64(f);
|
|
exp = qemu_get_be16(f);
|
|
#ifdef USE_X86LDOUBLE
|
|
env->fpregs[i].d = cpu_set_fp80(mant, exp);
|
|
#else
|
|
/* difficult case */
|
|
if (guess_mmx)
|
|
env->fpregs[i].mmx.MMX_Q(0) = mant;
|
|
else
|
|
env->fpregs[i].d = cpu_set_fp80(mant, exp);
|
|
#endif
|
|
break;
|
|
case 1:
|
|
mant = qemu_get_be64(f);
|
|
#ifdef USE_X86LDOUBLE
|
|
{
|
|
union x86_longdouble *p;
|
|
/* difficult case */
|
|
p = (void *)&env->fpregs[i];
|
|
if (guess_mmx) {
|
|
p->mant = mant;
|
|
p->exp = 0xffff;
|
|
} else {
|
|
fp64_to_fp80(p, mant);
|
|
}
|
|
}
|
|
#else
|
|
env->fpregs[i].mmx.MMX_Q(0) = mant;
|
|
#endif
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
}
|
|
|
|
env->fpuc = fpuc;
|
|
/* XXX: restore FPU round state */
|
|
env->fpstt = (fpus >> 11) & 7;
|
|
env->fpus = fpus & ~0x3800;
|
|
fptag ^= 0xff;
|
|
for(i = 0; i < 8; i++) {
|
|
env->fptags[i] = (fptag >> i) & 1;
|
|
}
|
|
|
|
for(i = 0; i < 6; i++)
|
|
cpu_get_seg(f, &env->segs[i]);
|
|
cpu_get_seg(f, &env->ldt);
|
|
cpu_get_seg(f, &env->tr);
|
|
cpu_get_seg(f, &env->gdt);
|
|
cpu_get_seg(f, &env->idt);
|
|
|
|
qemu_get_be32s(f, &env->sysenter_cs);
|
|
qemu_get_be32s(f, &env->sysenter_esp);
|
|
qemu_get_be32s(f, &env->sysenter_eip);
|
|
|
|
qemu_get_betls(f, &env->cr[0]);
|
|
qemu_get_betls(f, &env->cr[2]);
|
|
qemu_get_betls(f, &env->cr[3]);
|
|
qemu_get_betls(f, &env->cr[4]);
|
|
|
|
for(i = 0; i < 8; i++)
|
|
qemu_get_betls(f, &env->dr[i]);
|
|
|
|
/* MMU */
|
|
qemu_get_be32s(f, &a20_mask);
|
|
env->a20_mask = a20_mask;
|
|
|
|
qemu_get_be32s(f, &env->mxcsr);
|
|
for(i = 0; i < CPU_NB_REGS; i++) {
|
|
qemu_get_be64s(f, &env->xmm_regs[i].XMM_Q(0));
|
|
qemu_get_be64s(f, &env->xmm_regs[i].XMM_Q(1));
|
|
}
|
|
|
|
#ifdef TARGET_X86_64
|
|
qemu_get_be64s(f, &env->efer);
|
|
qemu_get_be64s(f, &env->star);
|
|
qemu_get_be64s(f, &env->lstar);
|
|
qemu_get_be64s(f, &env->cstar);
|
|
qemu_get_be64s(f, &env->fmask);
|
|
qemu_get_be64s(f, &env->kernelgsbase);
|
|
#endif
|
|
if (version_id >= 4)
|
|
qemu_get_be32s(f, &env->smbase);
|
|
|
|
/* XXX: compute hflags from scratch, except for CPL and IIF */
|
|
env->hflags = hflags;
|
|
tlb_flush(env, 1);
|
|
return 0;
|
|
}
|