c46cabd4a9
Implement nios2 Vectored Interrupt Controller (VIC). VIC is connected to EIC. It needs to update rha, ril, rrs and rnmi fields on Nios2CPU before raising an IRQ. For that purpose, VIC has a "cpu" property which should refer to the nios2 cpu and set by the board that connects VIC. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Amir Gonnen <amir.gonnen@neuroblade.ai> Message-Id: <20220303153906.2024748-5-amir.gonnen@neuroblade.ai> [rth: Split out nios2_vic.h] Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20220421151735.31996-60-richard.henderson@linaro.org>
90 lines
962 B
Plaintext
90 lines
962 B
Plaintext
config HEATHROW_PIC
|
|
bool
|
|
|
|
config I8259
|
|
bool
|
|
select ISA_BUS
|
|
|
|
config PL190
|
|
bool
|
|
|
|
config IOAPIC
|
|
bool
|
|
select I8259
|
|
|
|
config ARM_GIC
|
|
bool
|
|
select MSI_NONBROKEN
|
|
|
|
config OPENPIC
|
|
bool
|
|
select MSI_NONBROKEN
|
|
|
|
config APIC
|
|
bool
|
|
select MSI_NONBROKEN
|
|
select I8259
|
|
|
|
config ARM_GICV3_TCG
|
|
bool
|
|
default y
|
|
depends on ARM_GIC && TCG
|
|
|
|
config ARM_GIC_KVM
|
|
bool
|
|
default y
|
|
depends on ARM_GIC && KVM
|
|
|
|
config XICS
|
|
bool
|
|
|
|
config XIVE
|
|
bool
|
|
|
|
config ALLWINNER_A10_PIC
|
|
bool
|
|
|
|
config S390_FLIC
|
|
bool
|
|
|
|
config S390_FLIC_KVM
|
|
bool
|
|
default y
|
|
depends on S390_FLIC && KVM
|
|
|
|
config OMPIC
|
|
bool
|
|
|
|
config PPC_UIC
|
|
bool
|
|
|
|
config SH_INTC
|
|
bool
|
|
|
|
config RX_ICU
|
|
bool
|
|
|
|
config LOONGSON_LIOINTC
|
|
bool
|
|
|
|
config RISCV_ACLINT
|
|
bool
|
|
|
|
config RISCV_APLIC
|
|
bool
|
|
|
|
config RISCV_IMSIC
|
|
bool
|
|
|
|
config SIFIVE_PLIC
|
|
bool
|
|
|
|
config GOLDFISH_PIC
|
|
bool
|
|
|
|
config M68K_IRQC
|
|
bool
|
|
|
|
config NIOS2_VIC
|
|
bool
|