BALATON Zoltan 5fd257f599 target/ppc: Remove id_tlbs flag from CPU env
This flag for split instruction/data TLBs is only set for 6xx soft TLB
MMU model and not used otherwise so no need to have a separate flag
for that.

Reviewed-by: Nicholas Piggin <npiggin@gmail.com>
Signed-off-by: BALATON Zoltan <balaton@eik.bme.hu>
Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
2024-05-24 09:43:11 +10:00
..
2024-05-03 15:47:47 +02:00
2024-05-03 15:47:47 +02:00
2024-05-17 16:49:04 +02:00
2024-05-22 15:32:25 -07:00
2024-05-03 15:47:47 +02:00
2024-05-22 17:34:41 -03:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2024-05-03 15:47:47 +02:00
2024-04-25 09:43:29 -07:00
2024-04-25 09:43:29 -07:00
2024-05-03 15:47:48 +02:00
2024-05-06 10:19:56 -07:00
2024-04-25 09:43:29 -07:00
2024-04-29 12:13:35 +09:00
2024-05-10 15:45:15 +02:00