ef96e3ae96
The VSX register array is a block of 64 128-bit registers where the first 32
registers consist of the existing 64-bit FP registers extended to 128-bit
using new VSR registers, and the last 32 registers are the VMX 128-bit
registers as show below:
64-bit 64-bit
+--------------------+--------------------+
| FP0 | | VSR0
+--------------------+--------------------+
| FP1 | | VSR1
+--------------------+--------------------+
| ... | ... | ...
+--------------------+--------------------+
| FP30 | | VSR30
+--------------------+--------------------+
| FP31 | | VSR31
+--------------------+--------------------+
| VMX0 | VSR32
+-----------------------------------------+
| VMX1 | VSR33
+-----------------------------------------+
| ... | ...
+-----------------------------------------+
| VMX30 | VSR62
+-----------------------------------------+
| VMX31 | VSR63
+-----------------------------------------+
In order to allow for future conversion of VSX instructions to use TCG vector
operations, recreate the same layout using an aligned version of the existing
vsr register array.
Since the old fpr and avr register arrays are removed, the existing callers
must also be updated to use the correct offset in the vsr register array. This
also includes switching the relevant VMState fields over to using subarrays
to make sure that migration is preserved.
Signed-off-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Acked-by: David Gibson <david@gibson.dropbear.id.au>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
233 lines
9.4 KiB
C
233 lines
9.4 KiB
C
/*** Decimal Floating Point ***/
|
|
|
|
static inline TCGv_ptr gen_fprp_ptr(int reg)
|
|
{
|
|
TCGv_ptr r = tcg_temp_new_ptr();
|
|
tcg_gen_addi_ptr(r, cpu_env, offsetof(CPUPPCState, vsr[reg].u64[0]));
|
|
return r;
|
|
}
|
|
|
|
#define GEN_DFP_T_A_B_Rc(name) \
|
|
static void gen_##name(DisasContext *ctx) \
|
|
{ \
|
|
TCGv_ptr rd, ra, rb; \
|
|
if (unlikely(!ctx->fpu_enabled)) { \
|
|
gen_exception(ctx, POWERPC_EXCP_FPU); \
|
|
return; \
|
|
} \
|
|
gen_update_nip(ctx, ctx->base.pc_next - 4); \
|
|
rd = gen_fprp_ptr(rD(ctx->opcode)); \
|
|
ra = gen_fprp_ptr(rA(ctx->opcode)); \
|
|
rb = gen_fprp_ptr(rB(ctx->opcode)); \
|
|
gen_helper_##name(cpu_env, rd, ra, rb); \
|
|
if (unlikely(Rc(ctx->opcode) != 0)) { \
|
|
gen_set_cr1_from_fpscr(ctx); \
|
|
} \
|
|
tcg_temp_free_ptr(rd); \
|
|
tcg_temp_free_ptr(ra); \
|
|
tcg_temp_free_ptr(rb); \
|
|
}
|
|
|
|
#define GEN_DFP_BF_A_B(name) \
|
|
static void gen_##name(DisasContext *ctx) \
|
|
{ \
|
|
TCGv_ptr ra, rb; \
|
|
if (unlikely(!ctx->fpu_enabled)) { \
|
|
gen_exception(ctx, POWERPC_EXCP_FPU); \
|
|
return; \
|
|
} \
|
|
gen_update_nip(ctx, ctx->base.pc_next - 4); \
|
|
ra = gen_fprp_ptr(rA(ctx->opcode)); \
|
|
rb = gen_fprp_ptr(rB(ctx->opcode)); \
|
|
gen_helper_##name(cpu_crf[crfD(ctx->opcode)], \
|
|
cpu_env, ra, rb); \
|
|
tcg_temp_free_ptr(ra); \
|
|
tcg_temp_free_ptr(rb); \
|
|
}
|
|
|
|
#define GEN_DFP_BF_I_B(name) \
|
|
static void gen_##name(DisasContext *ctx) \
|
|
{ \
|
|
TCGv_i32 uim; \
|
|
TCGv_ptr rb; \
|
|
if (unlikely(!ctx->fpu_enabled)) { \
|
|
gen_exception(ctx, POWERPC_EXCP_FPU); \
|
|
return; \
|
|
} \
|
|
gen_update_nip(ctx, ctx->base.pc_next - 4); \
|
|
uim = tcg_const_i32(UIMM5(ctx->opcode)); \
|
|
rb = gen_fprp_ptr(rB(ctx->opcode)); \
|
|
gen_helper_##name(cpu_crf[crfD(ctx->opcode)], \
|
|
cpu_env, uim, rb); \
|
|
tcg_temp_free_i32(uim); \
|
|
tcg_temp_free_ptr(rb); \
|
|
}
|
|
|
|
#define GEN_DFP_BF_A_DCM(name) \
|
|
static void gen_##name(DisasContext *ctx) \
|
|
{ \
|
|
TCGv_ptr ra; \
|
|
TCGv_i32 dcm; \
|
|
if (unlikely(!ctx->fpu_enabled)) { \
|
|
gen_exception(ctx, POWERPC_EXCP_FPU); \
|
|
return; \
|
|
} \
|
|
gen_update_nip(ctx, ctx->base.pc_next - 4); \
|
|
ra = gen_fprp_ptr(rA(ctx->opcode)); \
|
|
dcm = tcg_const_i32(DCM(ctx->opcode)); \
|
|
gen_helper_##name(cpu_crf[crfD(ctx->opcode)], \
|
|
cpu_env, ra, dcm); \
|
|
tcg_temp_free_ptr(ra); \
|
|
tcg_temp_free_i32(dcm); \
|
|
}
|
|
|
|
#define GEN_DFP_T_B_U32_U32_Rc(name, u32f1, u32f2) \
|
|
static void gen_##name(DisasContext *ctx) \
|
|
{ \
|
|
TCGv_ptr rt, rb; \
|
|
TCGv_i32 u32_1, u32_2; \
|
|
if (unlikely(!ctx->fpu_enabled)) { \
|
|
gen_exception(ctx, POWERPC_EXCP_FPU); \
|
|
return; \
|
|
} \
|
|
gen_update_nip(ctx, ctx->base.pc_next - 4); \
|
|
rt = gen_fprp_ptr(rD(ctx->opcode)); \
|
|
rb = gen_fprp_ptr(rB(ctx->opcode)); \
|
|
u32_1 = tcg_const_i32(u32f1(ctx->opcode)); \
|
|
u32_2 = tcg_const_i32(u32f2(ctx->opcode)); \
|
|
gen_helper_##name(cpu_env, rt, rb, u32_1, u32_2); \
|
|
if (unlikely(Rc(ctx->opcode) != 0)) { \
|
|
gen_set_cr1_from_fpscr(ctx); \
|
|
} \
|
|
tcg_temp_free_ptr(rt); \
|
|
tcg_temp_free_ptr(rb); \
|
|
tcg_temp_free_i32(u32_1); \
|
|
tcg_temp_free_i32(u32_2); \
|
|
}
|
|
|
|
#define GEN_DFP_T_A_B_I32_Rc(name, i32fld) \
|
|
static void gen_##name(DisasContext *ctx) \
|
|
{ \
|
|
TCGv_ptr rt, ra, rb; \
|
|
TCGv_i32 i32; \
|
|
if (unlikely(!ctx->fpu_enabled)) { \
|
|
gen_exception(ctx, POWERPC_EXCP_FPU); \
|
|
return; \
|
|
} \
|
|
gen_update_nip(ctx, ctx->base.pc_next - 4); \
|
|
rt = gen_fprp_ptr(rD(ctx->opcode)); \
|
|
ra = gen_fprp_ptr(rA(ctx->opcode)); \
|
|
rb = gen_fprp_ptr(rB(ctx->opcode)); \
|
|
i32 = tcg_const_i32(i32fld(ctx->opcode)); \
|
|
gen_helper_##name(cpu_env, rt, ra, rb, i32); \
|
|
if (unlikely(Rc(ctx->opcode) != 0)) { \
|
|
gen_set_cr1_from_fpscr(ctx); \
|
|
} \
|
|
tcg_temp_free_ptr(rt); \
|
|
tcg_temp_free_ptr(rb); \
|
|
tcg_temp_free_ptr(ra); \
|
|
tcg_temp_free_i32(i32); \
|
|
}
|
|
|
|
#define GEN_DFP_T_B_Rc(name) \
|
|
static void gen_##name(DisasContext *ctx) \
|
|
{ \
|
|
TCGv_ptr rt, rb; \
|
|
if (unlikely(!ctx->fpu_enabled)) { \
|
|
gen_exception(ctx, POWERPC_EXCP_FPU); \
|
|
return; \
|
|
} \
|
|
gen_update_nip(ctx, ctx->base.pc_next - 4); \
|
|
rt = gen_fprp_ptr(rD(ctx->opcode)); \
|
|
rb = gen_fprp_ptr(rB(ctx->opcode)); \
|
|
gen_helper_##name(cpu_env, rt, rb); \
|
|
if (unlikely(Rc(ctx->opcode) != 0)) { \
|
|
gen_set_cr1_from_fpscr(ctx); \
|
|
} \
|
|
tcg_temp_free_ptr(rt); \
|
|
tcg_temp_free_ptr(rb); \
|
|
}
|
|
|
|
#define GEN_DFP_T_FPR_I32_Rc(name, fprfld, i32fld) \
|
|
static void gen_##name(DisasContext *ctx) \
|
|
{ \
|
|
TCGv_ptr rt, rs; \
|
|
TCGv_i32 i32; \
|
|
if (unlikely(!ctx->fpu_enabled)) { \
|
|
gen_exception(ctx, POWERPC_EXCP_FPU); \
|
|
return; \
|
|
} \
|
|
gen_update_nip(ctx, ctx->base.pc_next - 4); \
|
|
rt = gen_fprp_ptr(rD(ctx->opcode)); \
|
|
rs = gen_fprp_ptr(fprfld(ctx->opcode)); \
|
|
i32 = tcg_const_i32(i32fld(ctx->opcode)); \
|
|
gen_helper_##name(cpu_env, rt, rs, i32); \
|
|
if (unlikely(Rc(ctx->opcode) != 0)) { \
|
|
gen_set_cr1_from_fpscr(ctx); \
|
|
} \
|
|
tcg_temp_free_ptr(rt); \
|
|
tcg_temp_free_ptr(rs); \
|
|
tcg_temp_free_i32(i32); \
|
|
}
|
|
|
|
GEN_DFP_T_A_B_Rc(dadd)
|
|
GEN_DFP_T_A_B_Rc(daddq)
|
|
GEN_DFP_T_A_B_Rc(dsub)
|
|
GEN_DFP_T_A_B_Rc(dsubq)
|
|
GEN_DFP_T_A_B_Rc(dmul)
|
|
GEN_DFP_T_A_B_Rc(dmulq)
|
|
GEN_DFP_T_A_B_Rc(ddiv)
|
|
GEN_DFP_T_A_B_Rc(ddivq)
|
|
GEN_DFP_BF_A_B(dcmpu)
|
|
GEN_DFP_BF_A_B(dcmpuq)
|
|
GEN_DFP_BF_A_B(dcmpo)
|
|
GEN_DFP_BF_A_B(dcmpoq)
|
|
GEN_DFP_BF_A_DCM(dtstdc)
|
|
GEN_DFP_BF_A_DCM(dtstdcq)
|
|
GEN_DFP_BF_A_DCM(dtstdg)
|
|
GEN_DFP_BF_A_DCM(dtstdgq)
|
|
GEN_DFP_BF_A_B(dtstex)
|
|
GEN_DFP_BF_A_B(dtstexq)
|
|
GEN_DFP_BF_A_B(dtstsf)
|
|
GEN_DFP_BF_A_B(dtstsfq)
|
|
GEN_DFP_BF_I_B(dtstsfi)
|
|
GEN_DFP_BF_I_B(dtstsfiq)
|
|
GEN_DFP_T_B_U32_U32_Rc(dquai, SIMM5, RMC)
|
|
GEN_DFP_T_B_U32_U32_Rc(dquaiq, SIMM5, RMC)
|
|
GEN_DFP_T_A_B_I32_Rc(dqua, RMC)
|
|
GEN_DFP_T_A_B_I32_Rc(dquaq, RMC)
|
|
GEN_DFP_T_A_B_I32_Rc(drrnd, RMC)
|
|
GEN_DFP_T_A_B_I32_Rc(drrndq, RMC)
|
|
GEN_DFP_T_B_U32_U32_Rc(drintx, FPW, RMC)
|
|
GEN_DFP_T_B_U32_U32_Rc(drintxq, FPW, RMC)
|
|
GEN_DFP_T_B_U32_U32_Rc(drintn, FPW, RMC)
|
|
GEN_DFP_T_B_U32_U32_Rc(drintnq, FPW, RMC)
|
|
GEN_DFP_T_B_Rc(dctdp)
|
|
GEN_DFP_T_B_Rc(dctqpq)
|
|
GEN_DFP_T_B_Rc(drsp)
|
|
GEN_DFP_T_B_Rc(drdpq)
|
|
GEN_DFP_T_B_Rc(dcffix)
|
|
GEN_DFP_T_B_Rc(dcffixq)
|
|
GEN_DFP_T_B_Rc(dctfix)
|
|
GEN_DFP_T_B_Rc(dctfixq)
|
|
GEN_DFP_T_FPR_I32_Rc(ddedpd, rB, SP)
|
|
GEN_DFP_T_FPR_I32_Rc(ddedpdq, rB, SP)
|
|
GEN_DFP_T_FPR_I32_Rc(denbcd, rB, SP)
|
|
GEN_DFP_T_FPR_I32_Rc(denbcdq, rB, SP)
|
|
GEN_DFP_T_B_Rc(dxex)
|
|
GEN_DFP_T_B_Rc(dxexq)
|
|
GEN_DFP_T_A_B_Rc(diex)
|
|
GEN_DFP_T_A_B_Rc(diexq)
|
|
GEN_DFP_T_FPR_I32_Rc(dscli, rA, DCM)
|
|
GEN_DFP_T_FPR_I32_Rc(dscliq, rA, DCM)
|
|
GEN_DFP_T_FPR_I32_Rc(dscri, rA, DCM)
|
|
GEN_DFP_T_FPR_I32_Rc(dscriq, rA, DCM)
|
|
|
|
#undef GEN_DFP_T_A_B_Rc
|
|
#undef GEN_DFP_BF_A_B
|
|
#undef GEN_DFP_BF_A_DCM
|
|
#undef GEN_DFP_T_B_U32_U32_Rc
|
|
#undef GEN_DFP_T_A_B_I32_Rc
|
|
#undef GEN_DFP_T_B_Rc
|
|
#undef GEN_DFP_T_FPR_I32_Rc
|