Sebastian Huber 9b113a09ff hw/arm/xilinx_zynq: Fix IRQ/FIQ routing
Fix the system bus interrupt line to CPU core assignment.

Fixes: ddcf58e044ce0 ("hw/arm/xilinx_zynq: Support up to two CPU cores")
Signed-off-by: Sebastian Huber <sebastian.huber@embedded-brains.de>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Message-id: 20240610052906.4432-1-sebastian.huber@embedded-brains.de
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2024-06-21 14:01:58 +01:00
..
2024-05-03 15:47:47 +02:00
2024-05-03 15:47:47 +02:00
2024-05-03 15:47:47 +02:00
2024-05-03 15:47:47 +02:00
2024-06-16 21:08:54 +02:00
2024-04-25 09:43:29 -07:00
2024-05-03 15:47:48 +02:00
2024-05-06 10:19:56 -07:00
2024-06-16 21:08:54 +02:00
2024-06-03 16:20:42 +09:00
2024-06-16 21:08:54 +02:00
2024-05-10 15:45:15 +02:00