qemu/include/hw/riscv
Alistair Francis 1832b7cb3f hw/riscv: virt: Create a platform bus
Create a platform bus to allow dynamic devices to be connected. This is
based on the ARM implementation.

Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@amd.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Message-Id: <20220427234146.1130752-4-alistair.francis@opensource.wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2022-04-29 10:48:31 +10:00
..
boot_opensbi.h
boot.h hw/riscv: boot: Support 64bit fdt address. 2022-04-22 10:35:16 +10:00
microchip_pfsoc.h hw/riscv: microchip_pfsoc: Use the PLIC config helper function 2021-10-28 14:39:23 +10:00
numa.h
opentitan.h riscv: opentitan: Connect opentitan SPI Host 2022-04-22 10:35:16 +10:00
riscv_hart.h
shakti_c.h
sifive_cpu.h
sifive_e.h
sifive_u.h hw/riscv: sifive_u: Use the PLIC config helper function 2021-10-28 14:39:23 +10:00
spike.h hw/riscv: spike: Allow using binary firmware as bios 2022-01-21 15:52:56 +10:00
virt.h hw/riscv: virt: Create a platform bus 2022-04-29 10:48:31 +10:00