3cbee15b9a
* make PowerPC NVRAM accessors generic to be able to use a MacIO NVRAM instead of the M48T59 one * split PowerMac targets code: - move all PowerMac related definitions and prototypes into hw/ppc_mac.h - add hw/mac_dbdma.c, hw/mac_nvram.c and macio.c which implements shared PowerMac devices - define the g3bw machine in a new hw/ppc_oldworld.c file * Fix the g3bw target: - fix the Grackle host PCI device - connect the Heathrow PIC to the PowerPC 6xx bus pins git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3475 c046a42c-6fe2-441c-8c8c-71466251a162
117 lines
4.3 KiB
C
117 lines
4.3 KiB
C
/*
|
|
* PowerMac MacIO device emulation
|
|
*
|
|
* Copyright (c) 2005-2007 Fabrice Bellard
|
|
* Copyright (c) 2007 Jocelyn Mayer
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
#include "vl.h"
|
|
#include "ppc_mac.h"
|
|
|
|
typedef struct macio_state_t macio_state_t;
|
|
struct macio_state_t {
|
|
int is_oldworld;
|
|
int pic_mem_index;
|
|
int dbdma_mem_index;
|
|
int cuda_mem_index;
|
|
int nvram_mem_index;
|
|
int nb_ide;
|
|
int ide_mem_index[4];
|
|
};
|
|
|
|
static void macio_map (PCIDevice *pci_dev, int region_num,
|
|
uint32_t addr, uint32_t size, int type)
|
|
{
|
|
macio_state_t *macio_state;
|
|
int i;
|
|
|
|
macio_state = (macio_state_t *)(pci_dev + 1);
|
|
if (macio_state->pic_mem_index >= 0) {
|
|
if (macio_state->is_oldworld) {
|
|
/* Heathrow PIC */
|
|
cpu_register_physical_memory(addr + 0x00000, 0x1000,
|
|
macio_state->pic_mem_index);
|
|
} else {
|
|
/* OpenPIC */
|
|
cpu_register_physical_memory(addr + 0x40000, 0x40000,
|
|
macio_state->pic_mem_index);
|
|
}
|
|
}
|
|
if (macio_state->dbdma_mem_index >= 0) {
|
|
cpu_register_physical_memory(addr + 0x08000, 0x1000,
|
|
macio_state->dbdma_mem_index);
|
|
}
|
|
if (macio_state->cuda_mem_index >= 0) {
|
|
cpu_register_physical_memory(addr + 0x16000, 0x2000,
|
|
macio_state->cuda_mem_index);
|
|
}
|
|
for (i = 0; i < macio_state->nb_ide; i++) {
|
|
if (macio_state->ide_mem_index[i] >= 0) {
|
|
cpu_register_physical_memory(addr + 0x1f000 + (i * 0x1000), 0x1000,
|
|
macio_state->ide_mem_index[i]);
|
|
}
|
|
}
|
|
if (macio_state->nvram_mem_index >= 0) {
|
|
cpu_register_physical_memory(addr + 0x60000, 0x20000,
|
|
macio_state->nvram_mem_index);
|
|
}
|
|
}
|
|
|
|
void macio_init (PCIBus *bus, int device_id, int is_oldworld, int pic_mem_index,
|
|
int dbdma_mem_index, int cuda_mem_index, int nvram_mem_index,
|
|
int nb_ide, int *ide_mem_index)
|
|
{
|
|
PCIDevice *d;
|
|
macio_state_t *macio_state;
|
|
int i;
|
|
|
|
d = pci_register_device(bus, "macio",
|
|
sizeof(PCIDevice) + sizeof(macio_state_t),
|
|
-1, NULL, NULL);
|
|
macio_state = (macio_state_t *)(d + 1);
|
|
macio_state->is_oldworld = is_oldworld;
|
|
macio_state->pic_mem_index = pic_mem_index;
|
|
macio_state->dbdma_mem_index = dbdma_mem_index;
|
|
macio_state->cuda_mem_index = cuda_mem_index;
|
|
macio_state->nvram_mem_index = nvram_mem_index;
|
|
if (nb_ide > 4)
|
|
nb_ide = 4;
|
|
macio_state->nb_ide = nb_ide;
|
|
for (i = 0; i < nb_ide; i++)
|
|
macio_state->ide_mem_index[i] = ide_mem_index[i];
|
|
for (; i < 4; i++)
|
|
macio_state->ide_mem_index[i] = -1;
|
|
/* Note: this code is strongly inspirated from the corresponding code
|
|
in PearPC */
|
|
d->config[0x00] = 0x6b; // vendor_id
|
|
d->config[0x01] = 0x10;
|
|
d->config[0x02] = device_id;
|
|
d->config[0x03] = device_id >> 8;
|
|
|
|
d->config[0x0a] = 0x00; // class_sub = pci2pci
|
|
d->config[0x0b] = 0xff; // class_base = bridge
|
|
d->config[0x0e] = 0x00; // header_type
|
|
|
|
d->config[0x3d] = 0x01; // interrupt on pin 1
|
|
|
|
pci_register_io_region(d, 0, 0x80000,
|
|
PCI_ADDRESS_SPACE_MEM, macio_map);
|
|
}
|