44d79a6bd7
Currently the per-target documentation for those targets that implement semihosting includes a bit of text that goes into both the manual and the manpage about options specific to the target. This text is redundant with the earlier generic option description of the semihosting option produced from qemu-options.hx. To avoid having to create a lot of stub include files to include into the rST generated qemu.1 manpage, roll target-specific bits of information into the qemu-options.hx text, so the user doesn't have to look in two places for this information. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Tested-by: Alex Bennée <alex.bennee@linaro.org> Message-id: 20200228153619.9906-24-peter.maydell@linaro.org
36 lines
788 B
Plaintext
36 lines
788 B
Plaintext
@node Xtensa System emulator
|
|
@section Xtensa System emulator
|
|
|
|
Two executables cover simulation of both Xtensa endian options,
|
|
@file{qemu-system-xtensa} and @file{qemu-system-xtensaeb}.
|
|
Two different machine types are emulated:
|
|
|
|
@itemize @minus
|
|
@item
|
|
Xtensa emulator pseudo board "sim"
|
|
@item
|
|
Avnet LX60/LX110/LX200 board
|
|
@end itemize
|
|
|
|
The sim pseudo board emulation provides an environment similar
|
|
to one provided by the proprietary Tensilica ISS.
|
|
It supports:
|
|
|
|
@itemize @minus
|
|
@item
|
|
A range of Xtensa CPUs, default is the DC232B
|
|
@item
|
|
Console and filesystem access via semihosting calls
|
|
@end itemize
|
|
|
|
The Avnet LX60/LX110/LX200 emulation supports:
|
|
|
|
@itemize @minus
|
|
@item
|
|
A range of Xtensa CPUs, default is the DC232B
|
|
@item
|
|
16550 UART
|
|
@item
|
|
OpenCores 10/100 Mbps Ethernet MAC
|
|
@end itemize
|