fadefada4d
The AST2600 timer replaces control register 2 with a interrupt status register. It is set by hardware when an IRQ occurs and cleared by software. Modify the vmstate version to take into account the new fields. Based on previous work from Joel Stanley. Signed-off-by: Cédric Le Goater <clg@kaod.org> Reviewed-by: Joel Stanley <joel@jms.id.au> Message-id: 20190925143248.10000-8-clg@kaod.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
82 lines
2.4 KiB
C
82 lines
2.4 KiB
C
/*
|
|
* ASPEED AST2400 Timer
|
|
*
|
|
* Andrew Jeffery <andrew@aj.id.au>
|
|
*
|
|
* Copyright (C) 2016 IBM Corp.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
|
|
*/
|
|
#ifndef ASPEED_TIMER_H
|
|
#define ASPEED_TIMER_H
|
|
|
|
#include "qemu/timer.h"
|
|
#include "hw/misc/aspeed_scu.h"
|
|
|
|
#define ASPEED_TIMER(obj) \
|
|
OBJECT_CHECK(AspeedTimerCtrlState, (obj), TYPE_ASPEED_TIMER);
|
|
#define TYPE_ASPEED_TIMER "aspeed.timer"
|
|
#define TYPE_ASPEED_2400_TIMER TYPE_ASPEED_TIMER "-ast2400"
|
|
#define TYPE_ASPEED_2500_TIMER TYPE_ASPEED_TIMER "-ast2500"
|
|
#define TYPE_ASPEED_2600_TIMER TYPE_ASPEED_TIMER "-ast2600"
|
|
|
|
#define ASPEED_TIMER_NR_TIMERS 8
|
|
|
|
typedef struct AspeedTimer {
|
|
qemu_irq irq;
|
|
|
|
uint8_t id;
|
|
QEMUTimer timer;
|
|
|
|
/**
|
|
* Track the line level as the ASPEED timers implement edge triggered
|
|
* interrupts, signalling with both the rising and falling edge.
|
|
*/
|
|
int32_t level;
|
|
uint32_t reload;
|
|
uint32_t match[2];
|
|
uint64_t start;
|
|
} AspeedTimer;
|
|
|
|
typedef struct AspeedTimerCtrlState {
|
|
/*< private >*/
|
|
SysBusDevice parent;
|
|
|
|
/*< public >*/
|
|
MemoryRegion iomem;
|
|
|
|
uint32_t ctrl;
|
|
uint32_t ctrl2;
|
|
uint32_t ctrl3;
|
|
uint32_t irq_sts;
|
|
AspeedTimer timers[ASPEED_TIMER_NR_TIMERS];
|
|
|
|
AspeedSCUState *scu;
|
|
} AspeedTimerCtrlState;
|
|
|
|
#define ASPEED_TIMER_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(AspeedTimerClass, (klass), TYPE_ASPEED_TIMER)
|
|
#define ASPEED_TIMER_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(AspeedTimerClass, (obj), TYPE_ASPEED_TIMER)
|
|
|
|
typedef struct AspeedTimerClass {
|
|
SysBusDeviceClass parent_class;
|
|
|
|
uint64_t (*read)(AspeedTimerCtrlState *s, hwaddr offset);
|
|
void (*write)(AspeedTimerCtrlState *s, hwaddr offset, uint64_t value);
|
|
} AspeedTimerClass;
|
|
|
|
#endif /* ASPEED_TIMER_H */
|