Leon Alrae 5204ea79ea target-mips: add MTHC0 and MFHC0 instructions
Implement MTHC0 and MFHC0 instructions. In MIPS32 they are used to access
upper word of extended to 64-bits CP0 registers.

In MIPS64, when CP0 destination register specified is the EntryLo0 or
EntryLo1, bits 1:0 of the GPR appear at bits 31:30 of EntryLo0 or
EntryLo1. This is to compensate for RI and XI, which were shifted to bits
63:62 by MTC0 to EntryLo0 or EntryLo1. Therefore creating separate
functions for EntryLo0 and EntryLo1.

Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
Reviewed-by: Aurelien Jarno <aurelien@aurel32.net>
2015-06-12 09:05:31 +01:00
2015-06-11 10:13:30 +01:00
2015-06-11 10:13:30 +01:00
2015-05-29 12:53:12 +02:00
2015-05-11 08:59:07 -04:00
2015-05-29 10:30:06 +02:00
2015-06-11 10:13:29 +01:00
2015-04-04 09:45:59 +03:00
2015-05-29 12:53:12 +02:00
2015-04-28 15:36:09 +02:00
2015-06-04 14:04:14 +01:00
2015-06-03 14:21:24 +03:00
2015-04-30 16:05:48 +03:00
2015-05-08 14:11:10 +03:00
2015-06-02 15:15:52 -03:00
2015-06-03 14:21:24 +03:00
2015-05-22 17:08:01 +02:00
2015-05-11 08:59:07 -04:00
2015-05-22 15:58:22 -04:00
2015-06-11 10:13:28 +01:00
2015-04-25 22:05:07 +01:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
No description provided
Readme 404 MiB
Languages
C 82.6%
C++ 6.5%
Python 3.4%
Dylan 2.9%
Shell 1.6%
Other 2.8%