Pavel Fedin 0f4a9e45ec target-arm: Refactor CPU affinity handling ...

Introduces reusable definitions for CPU affinity masks/shifts and gets rid
of hardcoded magic numbers.

Signed-off-by: Pavel Fedin <p.fedin@samsung.com>
Message-id: 7e6def4d0d91ae64615cdd2035b94d408d0a23c6.1441366248.git.p.fedin@samsung.com
[PMM: folded overlong line]
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>

2015-09-07 10:39:31 +01:00

..

arm_ldst.h

…

arm-semi.c

target-arm/arm-semi.c: SYS_EXIT on A64 takes a parameter block

2015-09-07 10:39:28 +01:00

cpu64.c

…

cpu-qom.h

target-arm: Refactor CPU affinity handling

2015-09-07 10:39:31 +01:00

cpu.c

target-arm: Refactor CPU affinity handling

2015-09-07 10:39:31 +01:00

cpu.h

target-arm: Fix arm_excp_unmasked() function

2015-09-07 10:39:30 +01:00

crypto_helper.c

…

gdbstub64.c

…

gdbstub.c

…

helper-a64.c

target-arm: Wire up HLT 0xf000 as the A64 semihosting instruction

2015-09-07 10:39:28 +01:00

helper-a64.h

…

helper.c

target-arm: Fix AArch32:AArch64 general-purpose register mapping

2015-09-07 10:39:29 +01:00

helper.h

…

internals.h

target-arm: Wire up HLT 0xf000 as the A64 semihosting instruction

2015-09-07 10:39:28 +01:00

iwmmxt_helper.c

…

kvm32.c

target-arm: Refactor CPU affinity handling

2015-09-07 10:39:31 +01:00

kvm64.c

target-arm: Refactor CPU affinity handling

2015-09-07 10:39:31 +01:00

kvm_arm.h

Introduce gic_class_name() instead of repeating condition

2015-08-13 11:26:21 +01:00

kvm-consts.h

…

kvm-stub.c

target-arm: kvm: Differentiate registers based on write-back levels

2015-07-21 11:18:45 +01:00

kvm.c

target-arm: kvm: Differentiate registers based on write-back levels

2015-07-21 11:18:45 +01:00

machine.c

target-arm: kvm: Differentiate registers based on write-back levels

2015-07-21 11:18:45 +01:00

Makefile.objs

…

neon_helper.c

…

op_addsub.h

…

op_helper.c

target-arm: Add CP_ACCESS_TRAP_UNCATEGORIZED_EL2, 3

2015-08-25 15:45:08 +01:00

psci.c

…

translate-a64.c

target-arm: Wire up HLT 0xf000 as the A64 semihosting instruction

2015-09-07 10:39:28 +01:00

translate.c

tcg: Remove tcg_gen_trunc_i64_i32

2015-08-24 11:10:54 -07:00

translate.h

…