qemu/target-mips
Leon Alrae f93c3a8d0c target-mips: flush QEMU TLB when disabling 64-bit addressing
CP0.Status.KX/SX/UX bits are responsible for enabling access to 64-bit
Kernel/Supervisor/User Segments. If bit is cleared an access to
corresponding segment should generate Address Error Exception.

However, the guest may still be able to access some pages belonging to
the disabled 64-bit segment because we forget to flush QEMU TLB.

This patch fixes it.

Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
2015-11-24 11:01:03 +00:00
..
Makefile.objs target-mips: add Unified Hosting Interface (UHI) support 2015-06-26 09:08:50 +01:00
TODO target-mips: Change TODO file 2012-10-31 21:37:24 +01:00
cpu-qom.h target-mips: replace cpu_save/cpu_load with VMStateDescription 2015-03-11 14:13:57 +00:00
cpu.c target-mips: implement the CPU wake-up on non-enabled interrupts in R6 2015-10-29 16:16:44 +00:00
cpu.h target-mips: flush QEMU TLB when disabling 64-bit addressing 2015-11-24 11:01:03 +00:00
dsp_helper.c target-mips: Fix warning from Sparse 2015-03-19 11:11:55 +03:00
gdbstub.c target-mips: Add missing calls to synchronise SoftFloat status 2014-12-16 12:45:20 +00:00
helper.c target-mips: Fix exceptions while UX=0 2015-11-24 11:01:03 +00:00
helper.h target-mips: add PC, XNP reg numbers to RDHWR 2015-10-30 14:35:52 +00:00
kvm.c kvm: Pass PCI device pointer to MSI routing functions 2015-10-19 10:13:07 +02:00
kvm_mips.h target-mips: kvm: Add main KVM support for MIPS 2014-06-18 16:58:52 +02:00
lmi_helper.c tcg: Invert the inclusion of helper.h 2014-05-28 09:33:54 -07:00
machine.c target-mips: fix passing incompatible pointer type in machine.c 2015-07-28 08:57:50 +01:00
mips-defs.h target-mips: fix MIPS64R6-generic configuration 2015-07-15 14:07:10 +01:00
mips-semi.c target-mips: fix resource leak reported by Coverity 2015-07-15 14:07:25 +01:00
msa_helper.c target-mips: improve exception handling 2015-09-18 12:07:24 +01:00
op_helper.c target-mips: flush QEMU TLB when disabling 64-bit addressing 2015-11-24 11:01:03 +00:00
translate.c target-mips: add SIGRIE instruction 2015-10-30 14:36:19 +00:00
translate_init.c target-mips: Set Config5.XNP for R6 cores 2015-10-30 14:36:19 +00:00