qemu/target/riscv/insn_trans
Alexey Baturo c655df7fe0 target/riscv: Support pointer masking for RISC-V for i/c/f/d/a types of instructions
Signed-off-by: Alexey Baturo <space.monkey.delivers@gmail.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-id: 20211025173609.2724490-7-space.monkey.delivers@gmail.com
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2021-10-28 14:39:23 +10:00
..
trans_privileged.c.inc target/riscv: Remove exit_tb and lookup_and_goto_ptr 2021-10-15 16:39:14 -07:00
trans_rva.c.inc target/riscv: Support pointer masking for RISC-V for i/c/f/d/a types of instructions 2021-10-28 14:39:23 +10:00
trans_rvb.c.inc target/riscv: Use gen_shift*_per_ol for RVB, RVI 2021-10-22 23:35:47 +10:00
trans_rvd.c.inc target/riscv: Support pointer masking for RISC-V for i/c/f/d/a types of instructions 2021-10-28 14:39:23 +10:00
trans_rvf.c.inc target/riscv: Support pointer masking for RISC-V for i/c/f/d/a types of instructions 2021-10-28 14:39:23 +10:00
trans_rvh.c.inc target/riscv: Tidy trans_rvh.c.inc 2021-09-01 11:59:12 +10:00
trans_rvi.c.inc target/riscv: Support pointer masking for RISC-V for i/c/f/d/a types of instructions 2021-10-28 14:39:23 +10:00
trans_rvm.c.inc target/riscv: Use gen_arith_per_ol for RVM 2021-10-22 23:35:43 +10:00
trans_rvv.c.inc target/riscv: Properly check SEW in amo_op 2021-10-22 07:47:51 +10:00