Brian Cain 48ac9e885e target/hexagon: define a v66 CPU ...

For now, v66 behavior is the same as other CPUs.

Signed-off-by: Brian Cain <bcain@quicinc.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Taylor Simpson <ltaylorsimpson@gmail.com>

2024-08-07 20:37:21 -07:00

..

alpha

…

arm

hvf: arm: Fix hvf_sysreg_read_cp() call

2024-08-03 07:24:12 +10:00

avr

…

cris

…

hexagon

target/hexagon: define a v66 CPU

2024-08-07 20:37:21 -07:00

hppa

…

i386

target/i386: Fix VSIB decode

2024-08-05 14:14:47 +02:00

loongarch

target/loongarch: Fix helper_lddir() a CID INTEGER_OVERFLOW issue

2024-07-24 16:52:18 +08:00

m68k

target/m68k: avoid shift into sign bit in dump_address_map()

2024-07-29 16:58:58 +01:00

microblaze

…

mips

…

openrisc

…

ppc

target/ppc: Remove includes from mmu-book3s-v3.h

2024-07-26 09:51:34 +10:00

riscv

target/riscv: Add asserts for out-of-bound access

2024-08-06 14:20:16 +10:00

rx

target/rx: Use target_ulong for address in LI

2024-07-28 14:13:05 +10:00

s390x

target/s390x: move @deprecated-props to CpuModelExpansion Info

2024-07-29 21:47:16 +02:00

sh4

target/sh4: Avoid shift into sign bit in update_itlb_use()

2024-07-29 17:00:20 +01:00

sparc

sparc/ldst_helper: make range overlap check more readable

2024-07-23 20:30:36 +02:00

tricore

target/tricore: Use unsigned types for bitops in helper_eq_b()

2024-07-29 16:57:27 +01:00

xtensa

target/xtensa: Correct assert condition in handle_interrupt()

2024-08-01 10:59:01 +01:00

Kconfig

…

meson.build

…