François Baldassari a859595791 hw/arm_gic: Correctly restore nested irq priority
Upon activating an interrupt, set the corresponding priority bit in the
APR/NSAPR registers without touching the currently set bits. In the event
of nested interrupts, the GIC will then have the information it needs to
restore the priority of the pre-empted interrupt once the higher priority
interrupt finishes execution.

Signed-off-by: François Baldassari <francois@pebble.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2015-11-19 12:09:52 +00:00
..
2015-10-02 16:22:02 -03:00
2015-11-03 13:49:41 +00:00
2015-10-27 15:59:46 +00:00
2015-09-25 12:04:42 +02:00
2015-10-23 12:35:18 +11:00
2015-10-23 12:35:18 +11:00