Paolo Bonzini 43175fa96a target-i386: preserve FPU and MSR state on INIT
Most MSRs, plus the FPU, MMX, MXCSR, XMM and YMM registers should not
be zeroed on INIT (Table 9-1 in the Intel SDM).  Copy them out of
CPUX86State and back in, instead of special casing env->pat.

The relevant fields are already consecutive except PAT and SMBASE.
However:

- KVM and Hyper-V MSRs should be reset because they include memory
locations written by the hypervisor.  These MSRs are moved together
at the end of the preserved area.

- SVM state can be moved out of the way since it is written by VMRUN.

Cc: Andreas Faerber <afaerber@suse.de>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2014-05-13 13:12:40 +02:00
2014-04-23 10:28:14 +02:00
2014-05-13 13:12:40 +02:00
2014-04-25 12:59:57 +02:00
2014-04-28 13:43:17 +01:00
2014-04-28 08:55:31 +04:00
2014-05-09 09:11:31 -04:00
2014-04-25 09:19:58 -04:00
2014-05-02 20:42:02 -07:00
2014-04-28 11:06:35 -07:00
2014-05-13 10:35:47 +01:00
2014-05-08 10:45:54 +02:00
2014-05-13 10:35:47 +01:00
2014-04-28 08:55:31 +04:00
2014-05-09 13:32:16 +02:00
2014-05-07 17:16:03 +01:00
2014-05-08 14:19:58 -04:00
2014-04-18 10:33:36 +04:00
2014-04-22 12:00:20 +02:00
2014-04-22 12:00:20 +02:00
2014-04-28 13:43:17 +01:00
2014-04-17 20:39:32 +01:00
2014-05-09 20:57:32 +02:00
2014-05-07 16:16:43 +00:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
No description provided
Readme 404 MiB
Languages
C 82.6%
C++ 6.5%
Python 3.4%
Dylan 2.9%
Shell 1.6%
Other 2.8%