405140519f
The interval timer is similar to the CP0 Count/Compare timer within each processor. The difference is the GIC_SH_COUNTER register is global to the system so that all processors have the same time reference. To ease implementation, all VPs are having its own QEMU timer but sharing global settings and registers such as GIC_SH_CONFIG.COUTNSTOP and GIC_SH_COUNTER. MIPS GIC Interval Timer does support upto 64 bits of Count register but in this implementation it is limited to 32 bits only. Signed-off-by: Yongbok Kim <yongbok.kim@imgtec.com> Signed-off-by: Leon Alrae <leon.alrae@imgtec.com> |
||
---|---|---|
.. | ||
a9gtimer.h | ||
allwinner-a10-pit.h | ||
arm_mptimer.h | ||
aspeed_timer.h | ||
digic-timer.h | ||
hpet.h | ||
i8254_internal.h | ||
i8254.h | ||
imx_epit.h | ||
imx_gpt.h | ||
m48t59.h | ||
mc146818rtc_regs.h | ||
mc146818rtc.h | ||
mips_gictimer.h | ||
stm32f2xx_timer.h |