Richard Henderson
f200ff158d
Speed empty timer list in qemu_clock_deadline_ns_all.
Implement remainder for Power3.1 hosts.
Optimize ppc host icache flushing.
Cleanups to tcg_accel_ops_init.
Fix mmio crash accessing unmapped physical memory.
-----BEGIN PGP SIGNATURE-----
iQFRBAABCgA7FiEEekgeeIaLTbaoWgXAZN846K9+IV8FAmKyLesdHHJpY2hhcmQu
aGVuZGVyc29uQGxpbmFyby5vcmcACgkQZN846K9+IV8O1wf5AW6JeeUTs2r3owsK
UpVaRqjlLpNeuktoOQoG8lbVzm1ulEv7zgXYJTZg4cc/83WQZ2G8WzTj3W+Qr/S9
ECRd73Kou+fK3jTo8I+wPLQjLjkIV4xSABMGz/onxhoAeyS+xcAI4qGuSGrtIg2r
sQ61V4fWCwvQJdHMyG756Xsh8Xjf18mrNQZ5PLGkyn/e9UIAc4KH6FsgWJdinGEs
V/oibY20kCXpLxN0ajNmx3x4/NFs/ymMtn1z9fdhVGjAVPY0N6YsxjsGqd/WP/5U
ui/x0wAhl/VNK2M2+z3hVGfNlMpkzTVG2A3ndD+tYI3nofwTYb/UiakhID7ZX1cQ
yKDyAw==
=3Rhw
-----END PGP SIGNATURE-----
Merge tag 'pull-tcg-20220621' of https://gitlab.com/rth7680/qemu into staging
Speed empty timer list in qemu_clock_deadline_ns_all.
Implement remainder for Power3.1 hosts.
Optimize ppc host icache flushing.
Cleanups to tcg_accel_ops_init.
Fix mmio crash accessing unmapped physical memory.
# -----BEGIN PGP SIGNATURE-----
#
# iQFRBAABCgA7FiEEekgeeIaLTbaoWgXAZN846K9+IV8FAmKyLesdHHJpY2hhcmQu
# aGVuZGVyc29uQGxpbmFyby5vcmcACgkQZN846K9+IV8O1wf5AW6JeeUTs2r3owsK
# UpVaRqjlLpNeuktoOQoG8lbVzm1ulEv7zgXYJTZg4cc/83WQZ2G8WzTj3W+Qr/S9
# ECRd73Kou+fK3jTo8I+wPLQjLjkIV4xSABMGz/onxhoAeyS+xcAI4qGuSGrtIg2r
# sQ61V4fWCwvQJdHMyG756Xsh8Xjf18mrNQZ5PLGkyn/e9UIAc4KH6FsgWJdinGEs
# V/oibY20kCXpLxN0ajNmx3x4/NFs/ymMtn1z9fdhVGjAVPY0N6YsxjsGqd/WP/5U
# ui/x0wAhl/VNK2M2+z3hVGfNlMpkzTVG2A3ndD+tYI3nofwTYb/UiakhID7ZX1cQ
# yKDyAw==
# =3Rhw
# -----END PGP SIGNATURE-----
# gpg: Signature made Tue 21 Jun 2022 01:45:31 PM PDT
# gpg: using RSA key 7A481E78868B4DB6A85A05C064DF38E8AF7E215F
# gpg: issuer "richard.henderson@linaro.org"
# gpg: Good signature from "Richard Henderson <richard.henderson@linaro.org>" [ultimate]
* tag 'pull-tcg-20220621' of https://gitlab.com/rth7680/qemu:
util/cacheflush: Optimize flushing when ppc host has coherent icache
util/cacheflush: Merge aarch64 ctr_el0 usage
util: Merge cacheflush.c and cacheinfo.c
softmmu: Always initialize xlat in address_space_translate_for_iotlb
qemu-timer: Skip empty timer lists before locking in qemu_clock_deadline_ns_all
accel/tcg: Reorganize tcg_accel_ops_init()
accel/tcg: Init TCG cflags in vCPU thread handler
target/avr: Drop avr_cpu_memory_rw_debug()
tcg/ppc: implement rem[u]_i{32,64} with mod[su][wd]
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2022-06-21 13:47:20 -07:00
..
2022-05-09 10:43:23 +01:00
2022-03-17 11:23:18 +00:00
2022-04-06 14:31:55 +02:00
2022-06-06 09:26:53 +02:00
2022-03-07 13:16:49 +00:00
2022-04-06 10:50:37 +02:00
2022-02-04 09:07:43 -05:00
2022-06-21 09:28:41 -07:00
2022-05-03 15:18:14 +04:00
2022-04-06 14:31:55 +02:00
2022-05-04 15:55:23 +02:00
2022-05-04 15:55:23 +02:00
2022-06-14 16:50:30 +02:00
2022-03-21 15:44:44 +01:00
2022-04-28 08:51:56 +02:00
2022-05-03 15:17:56 +04:00
2022-04-06 14:31:55 +02:00
2022-03-17 11:23:18 +00:00
2022-03-21 15:44:44 +01:00
2022-04-06 14:31:43 +02:00
2022-06-20 08:38:58 -03:00
2022-04-06 14:31:55 +02:00
2022-03-15 13:57:44 +08:00
2022-04-21 17:03:51 +04:00
2022-04-20 10:51:11 -07:00
2022-05-09 10:43:23 +01:00
2022-03-07 13:16:49 +00:00
2022-06-21 09:28:41 -07:00
2022-04-06 10:50:38 +02:00
2022-04-26 16:12:25 +01:00
2022-05-28 11:42:56 +02:00
2022-05-28 11:42:56 +02:00
2022-04-28 08:51:56 +02:00
2022-04-06 14:31:55 +02:00
2022-05-12 12:29:44 +02:00
2022-05-12 12:21:30 +02:00
2022-04-06 14:31:43 +02:00
2022-04-06 14:31:55 +02:00
2022-04-06 14:31:56 +02:00
2022-04-06 14:31:55 +02:00
2022-06-21 09:24:34 -07:00
2022-03-07 13:16:49 +00:00
2022-03-04 18:14:40 +01:00
2022-05-25 21:26:26 +02:00
2022-04-06 10:50:38 +02:00
2022-05-03 15:53:20 +04:00