Richard Henderson 597f9b2d30 accel/tcg: Pass max_insn to gen_intermediate_code by pointer ...

In preparation for returning the number of insns generated
via the same pointer.  Adjust only the prototypes so far.

Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>

2023-03-01 07:33:27 -10:00

..

insn_trans

…

arch_dump.c

…

bitmanip_helper.c

…

common-semi-target.h

…

cpu_bits.h

…

cpu_helper.c

target/riscv: avoid env_archcpu() in cpu_get_tb_cpu_state()

2023-02-23 14:21:33 -08:00

cpu_user.h

…

cpu_vendorid.h

…

cpu-param.h

…

cpu.c

target/riscv: Replace tb_pc() with tb->pc

2023-03-01 07:33:14 -10:00

cpu.h

target/riscv/cpu: Move Floating-Point fields closer

2023-02-27 22:29:01 +01:00

crypto_helper.c

…

csr.c

…

debug.c

…

debug.h

…

fpu_helper.c

…

gdbstub.c

…

helper.h

…

insn16.decode

…

insn32.decode

…

instmap.h

…

internals.h

…

Kconfig

…

kvm_riscv.h

…

kvm-stub.c

…

kvm.c

…

m128_helper.c

…

machine.c

…

meson.build

…

monitor.c

…

op_helper.c

…

pmp.c

…

pmp.h

…

pmu.c

…

pmu.h

…

sbi_ecall_interface.h

…

time_helper.c

…

time_helper.h

…

trace-events

…

trace.h

…

translate.c

accel/tcg: Pass max_insn to gen_intermediate_code by pointer

2023-03-01 07:33:27 -10:00

vector_helper.c

target/riscv: Fix vslide1up.vf and vslide1down.vf

2023-02-23 14:21:34 -08:00

xthead.decode

…

XVentanaCondOps.decode

…