Peter Crosthwaite 38acd64b1c char/cadence_uart: Implement Tx flow control
If the UART back-end blocks, buffer in the Tx FIFO to try again later.
This stops the IO-thread busy waiting on char back-ends (which causes
all sorts of performance problems).

Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Message-id: 4bea048b3ab38425701d82ccc1ab92545c26b79c.1388626249.git.peter.crosthwaite@xilinx.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2014-01-08 19:07:21 +00:00
..
2013-12-09 21:46:49 +01:00
2013-11-05 19:57:46 -08:00
2013-12-09 09:19:26 +01:00
2013-12-17 19:42:27 +00:00
2013-12-10 13:28:25 +00:00
2013-12-11 20:11:10 +02:00
2013-11-05 19:57:47 -08:00
2013-12-11 20:11:08 +02:00
2013-12-09 21:46:48 +01:00
2013-12-17 20:12:51 +00:00
2013-12-09 21:46:49 +01:00
2013-09-03 12:31:07 -05:00