3887d24123
add PnvHomer device model to emulate homer memory access for pstate table, occ-sensors, slw, occ static and dynamic values for Power8 and Power9 chips. Signed-off-by: Balamuruhan S <bala24@linux.ibm.com> Message-Id: <20190912093056.4516-4-bala24@linux.ibm.com> Reviewed-by: Cédric Le Goater <clg@kaod.org> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
281 lines
8.6 KiB
C
281 lines
8.6 KiB
C
/*
|
|
* QEMU PowerPC PowerNV various definitions
|
|
*
|
|
* Copyright (c) 2014-2016 BenH, IBM Corporation.
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef PPC_PNV_H
|
|
#define PPC_PNV_H
|
|
|
|
#include "hw/boards.h"
|
|
#include "hw/sysbus.h"
|
|
#include "hw/ipmi/ipmi.h"
|
|
#include "hw/ppc/pnv_lpc.h"
|
|
#include "hw/ppc/pnv_psi.h"
|
|
#include "hw/ppc/pnv_occ.h"
|
|
#include "hw/ppc/pnv_homer.h"
|
|
#include "hw/ppc/pnv_xive.h"
|
|
#include "hw/ppc/pnv_core.h"
|
|
|
|
#define TYPE_PNV_CHIP "pnv-chip"
|
|
#define PNV_CHIP(obj) OBJECT_CHECK(PnvChip, (obj), TYPE_PNV_CHIP)
|
|
#define PNV_CHIP_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(PnvChipClass, (klass), TYPE_PNV_CHIP)
|
|
#define PNV_CHIP_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(PnvChipClass, (obj), TYPE_PNV_CHIP)
|
|
|
|
typedef enum PnvChipType {
|
|
PNV_CHIP_POWER8E, /* AKA Murano (default) */
|
|
PNV_CHIP_POWER8, /* AKA Venice */
|
|
PNV_CHIP_POWER8NVL, /* AKA Naples */
|
|
PNV_CHIP_POWER9, /* AKA Nimbus */
|
|
} PnvChipType;
|
|
|
|
typedef struct PnvChip {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
|
|
/*< public >*/
|
|
uint32_t chip_id;
|
|
uint64_t ram_start;
|
|
uint64_t ram_size;
|
|
|
|
uint32_t nr_cores;
|
|
uint64_t cores_mask;
|
|
void *cores;
|
|
|
|
MemoryRegion xscom_mmio;
|
|
MemoryRegion xscom;
|
|
AddressSpace xscom_as;
|
|
|
|
gchar *dt_isa_nodename;
|
|
} PnvChip;
|
|
|
|
#define TYPE_PNV8_CHIP "pnv8-chip"
|
|
#define PNV8_CHIP(obj) OBJECT_CHECK(Pnv8Chip, (obj), TYPE_PNV8_CHIP)
|
|
|
|
typedef struct Pnv8Chip {
|
|
/*< private >*/
|
|
PnvChip parent_obj;
|
|
|
|
/*< public >*/
|
|
MemoryRegion icp_mmio;
|
|
|
|
PnvLpcController lpc;
|
|
Pnv8Psi psi;
|
|
PnvOCC occ;
|
|
PnvHomer homer;
|
|
} Pnv8Chip;
|
|
|
|
#define TYPE_PNV9_CHIP "pnv9-chip"
|
|
#define PNV9_CHIP(obj) OBJECT_CHECK(Pnv9Chip, (obj), TYPE_PNV9_CHIP)
|
|
|
|
typedef struct Pnv9Chip {
|
|
/*< private >*/
|
|
PnvChip parent_obj;
|
|
|
|
/*< public >*/
|
|
PnvXive xive;
|
|
Pnv9Psi psi;
|
|
PnvLpcController lpc;
|
|
PnvOCC occ;
|
|
PnvHomer homer;
|
|
|
|
uint32_t nr_quads;
|
|
PnvQuad *quads;
|
|
} Pnv9Chip;
|
|
|
|
typedef struct PnvChipClass {
|
|
/*< private >*/
|
|
SysBusDeviceClass parent_class;
|
|
|
|
/*< public >*/
|
|
PnvChipType chip_type;
|
|
uint64_t chip_cfam_id;
|
|
uint64_t cores_mask;
|
|
|
|
DeviceRealize parent_realize;
|
|
|
|
uint32_t (*core_pir)(PnvChip *chip, uint32_t core_id);
|
|
void (*intc_create)(PnvChip *chip, PowerPCCPU *cpu, Error **errp);
|
|
ISABus *(*isa_create)(PnvChip *chip, Error **errp);
|
|
void (*dt_populate)(PnvChip *chip, void *fdt);
|
|
void (*pic_print_info)(PnvChip *chip, Monitor *mon);
|
|
} PnvChipClass;
|
|
|
|
#define PNV_CHIP_TYPE_SUFFIX "-" TYPE_PNV_CHIP
|
|
#define PNV_CHIP_TYPE_NAME(cpu_model) cpu_model PNV_CHIP_TYPE_SUFFIX
|
|
|
|
#define TYPE_PNV_CHIP_POWER8E PNV_CHIP_TYPE_NAME("power8e_v2.1")
|
|
#define PNV_CHIP_POWER8E(obj) \
|
|
OBJECT_CHECK(PnvChip, (obj), TYPE_PNV_CHIP_POWER8E)
|
|
|
|
#define TYPE_PNV_CHIP_POWER8 PNV_CHIP_TYPE_NAME("power8_v2.0")
|
|
#define PNV_CHIP_POWER8(obj) \
|
|
OBJECT_CHECK(PnvChip, (obj), TYPE_PNV_CHIP_POWER8)
|
|
|
|
#define TYPE_PNV_CHIP_POWER8NVL PNV_CHIP_TYPE_NAME("power8nvl_v1.0")
|
|
#define PNV_CHIP_POWER8NVL(obj) \
|
|
OBJECT_CHECK(PnvChip, (obj), TYPE_PNV_CHIP_POWER8NVL)
|
|
|
|
#define TYPE_PNV_CHIP_POWER9 PNV_CHIP_TYPE_NAME("power9_v2.0")
|
|
#define PNV_CHIP_POWER9(obj) \
|
|
OBJECT_CHECK(PnvChip, (obj), TYPE_PNV_CHIP_POWER9)
|
|
|
|
/*
|
|
* This generates a HW chip id depending on an index, as found on a
|
|
* two socket system with dual chip modules :
|
|
*
|
|
* 0x0, 0x1, 0x10, 0x11
|
|
*
|
|
* 4 chips should be the maximum
|
|
*
|
|
* TODO: use a machine property to define the chip ids
|
|
*/
|
|
#define PNV_CHIP_HWID(i) ((((i) & 0x3e) << 3) | ((i) & 0x1))
|
|
|
|
/*
|
|
* Converts back a HW chip id to an index. This is useful to calculate
|
|
* the MMIO addresses of some controllers which depend on the chip id.
|
|
*/
|
|
#define PNV_CHIP_INDEX(chip) \
|
|
(((chip)->chip_id >> 2) * 2 + ((chip)->chip_id & 0x3))
|
|
|
|
#define TYPE_PNV_MACHINE MACHINE_TYPE_NAME("powernv")
|
|
#define PNV_MACHINE(obj) \
|
|
OBJECT_CHECK(PnvMachineState, (obj), TYPE_PNV_MACHINE)
|
|
|
|
typedef struct PnvMachineState {
|
|
/*< private >*/
|
|
MachineState parent_obj;
|
|
|
|
uint32_t initrd_base;
|
|
long initrd_size;
|
|
|
|
uint32_t num_chips;
|
|
PnvChip **chips;
|
|
|
|
ISABus *isa_bus;
|
|
uint32_t cpld_irqstate;
|
|
|
|
IPMIBmc *bmc;
|
|
Notifier powerdown_notifier;
|
|
} PnvMachineState;
|
|
|
|
static inline bool pnv_chip_is_power9(const PnvChip *chip)
|
|
{
|
|
return PNV_CHIP_GET_CLASS(chip)->chip_type == PNV_CHIP_POWER9;
|
|
}
|
|
|
|
static inline bool pnv_is_power9(PnvMachineState *pnv)
|
|
{
|
|
return pnv_chip_is_power9(pnv->chips[0]);
|
|
}
|
|
|
|
#define PNV_FDT_ADDR 0x01000000
|
|
#define PNV_TIMEBASE_FREQ 512000000ULL
|
|
|
|
/*
|
|
* BMC helpers
|
|
*/
|
|
void pnv_dt_bmc_sensors(IPMIBmc *bmc, void *fdt);
|
|
void pnv_bmc_powerdown(IPMIBmc *bmc);
|
|
|
|
/*
|
|
* POWER8 MMIO base addresses
|
|
*/
|
|
#define PNV_XSCOM_SIZE 0x800000000ull
|
|
#define PNV_XSCOM_BASE(chip) \
|
|
(0x0003fc0000000000ull + ((uint64_t)(chip)->chip_id) * PNV_XSCOM_SIZE)
|
|
|
|
#define PNV_OCC_COMMON_AREA_SIZE 0x0000000000700000ull
|
|
#define PNV_OCC_COMMON_AREA(chip) \
|
|
(0x7fff800000ull + ((uint64_t)PNV_CHIP_INDEX(chip) * \
|
|
PNV_OCC_COMMON_AREA_SIZE))
|
|
|
|
#define PNV_HOMER_SIZE 0x0000000000300000ull
|
|
#define PNV_HOMER_BASE(chip) \
|
|
(0x7ffd800000ull + ((uint64_t)PNV_CHIP_INDEX(chip)) * PNV_HOMER_SIZE)
|
|
|
|
|
|
/*
|
|
* XSCOM 0x20109CA defines the ICP BAR:
|
|
*
|
|
* 0:29 : bits 14 to 43 of address to define 1 MB region.
|
|
* 30 : 1 to enable ICP to receive loads/stores against its BAR region
|
|
* 31:63 : Constant 0
|
|
*
|
|
* Usually defined as :
|
|
*
|
|
* 0xffffe00200000000 -> 0x0003ffff80000000
|
|
* 0xffffe00600000000 -> 0x0003ffff80100000
|
|
* 0xffffe02200000000 -> 0x0003ffff80800000
|
|
* 0xffffe02600000000 -> 0x0003ffff80900000
|
|
*/
|
|
#define PNV_ICP_SIZE 0x0000000000100000ull
|
|
#define PNV_ICP_BASE(chip) \
|
|
(0x0003ffff80000000ull + (uint64_t) PNV_CHIP_INDEX(chip) * PNV_ICP_SIZE)
|
|
|
|
|
|
#define PNV_PSIHB_SIZE 0x0000000000100000ull
|
|
#define PNV_PSIHB_BASE(chip) \
|
|
(0x0003fffe80000000ull + (uint64_t)PNV_CHIP_INDEX(chip) * PNV_PSIHB_SIZE)
|
|
|
|
#define PNV_PSIHB_FSP_SIZE 0x0000000100000000ull
|
|
#define PNV_PSIHB_FSP_BASE(chip) \
|
|
(0x0003ffe000000000ull + (uint64_t)PNV_CHIP_INDEX(chip) * \
|
|
PNV_PSIHB_FSP_SIZE)
|
|
|
|
/*
|
|
* POWER9 MMIO base addresses
|
|
*/
|
|
#define PNV9_CHIP_BASE(chip, base) \
|
|
((base) + ((uint64_t) (chip)->chip_id << 42))
|
|
|
|
#define PNV9_XIVE_VC_SIZE 0x0000008000000000ull
|
|
#define PNV9_XIVE_VC_BASE(chip) PNV9_CHIP_BASE(chip, 0x0006010000000000ull)
|
|
|
|
#define PNV9_XIVE_PC_SIZE 0x0000001000000000ull
|
|
#define PNV9_XIVE_PC_BASE(chip) PNV9_CHIP_BASE(chip, 0x0006018000000000ull)
|
|
|
|
#define PNV9_LPCM_SIZE 0x0000000100000000ull
|
|
#define PNV9_LPCM_BASE(chip) PNV9_CHIP_BASE(chip, 0x0006030000000000ull)
|
|
|
|
#define PNV9_PSIHB_SIZE 0x0000000000100000ull
|
|
#define PNV9_PSIHB_BASE(chip) PNV9_CHIP_BASE(chip, 0x0006030203000000ull)
|
|
|
|
#define PNV9_XIVE_IC_SIZE 0x0000000000080000ull
|
|
#define PNV9_XIVE_IC_BASE(chip) PNV9_CHIP_BASE(chip, 0x0006030203100000ull)
|
|
|
|
#define PNV9_XIVE_TM_SIZE 0x0000000000040000ull
|
|
#define PNV9_XIVE_TM_BASE(chip) PNV9_CHIP_BASE(chip, 0x0006030203180000ull)
|
|
|
|
#define PNV9_PSIHB_ESB_SIZE 0x0000000000010000ull
|
|
#define PNV9_PSIHB_ESB_BASE(chip) PNV9_CHIP_BASE(chip, 0x00060302031c0000ull)
|
|
|
|
#define PNV9_XSCOM_SIZE 0x0000000400000000ull
|
|
#define PNV9_XSCOM_BASE(chip) PNV9_CHIP_BASE(chip, 0x00603fc00000000ull)
|
|
|
|
#define PNV9_OCC_COMMON_AREA_SIZE 0x0000000000700000ull
|
|
#define PNV9_OCC_COMMON_AREA(chip) \
|
|
(0x203fff800000ull + ((uint64_t)PNV_CHIP_INDEX(chip) * \
|
|
PNV9_OCC_COMMON_AREA_SIZE))
|
|
|
|
#define PNV9_HOMER_SIZE 0x0000000000300000ull
|
|
#define PNV9_HOMER_BASE(chip) \
|
|
(0x203ffd800000ull + ((uint64_t)PNV_CHIP_INDEX(chip)) * PNV9_HOMER_SIZE)
|
|
#endif /* PPC_PNV_H */
|