Greg Kurz 382d2db62b target-ppc: Introduce callback for interrupt endianness
POWER7, POWER7+ and POWER8 families use the ILE bit of the LPCR
special purpose register to decide the endianness to use when
entering interrupt handlers. When running a Linux guest, this
provides a hint on the endianness used by the kernel. And when
it comes to dumping a guest, the information is needed to write
ELF headers using the kernel endianness.

Suggested-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Reviewed-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Greg Kurz <gkurz@linux.vnet.ibm.com>
[agraf: change subject line]
Signed-off-by: Alexander Graf <agraf@suse.de>
2014-06-16 13:24:36 +02:00
2014-06-10 19:39:34 +04:00
2014-06-10 07:44:01 +02:00
2014-05-20 13:05:58 +02:00
2014-06-16 13:24:35 +02:00
2014-06-16 13:24:35 +02:00
2014-06-09 15:43:40 +02:00
2014-06-05 16:10:33 +02:00
2014-06-05 16:10:33 +02:00
2014-06-05 16:10:33 +02:00
2014-06-10 09:50:27 +02:00
2014-06-05 16:10:33 +02:00
2014-06-16 04:55:27 +02:00
2014-06-13 12:34:57 +02:00
2014-06-16 13:24:33 +02:00
2014-06-16 13:24:35 +02:00
2014-06-09 15:43:40 +02:00
2014-06-16 13:24:35 +02:00
2014-06-05 16:10:33 +02:00
2014-05-20 11:57:52 +01:00
2014-06-09 15:43:40 +02:00
2014-05-24 00:07:29 +04:00
2014-05-28 17:36:21 +02:00
2014-06-04 11:30:32 +02:00
2014-06-09 15:43:40 +02:00
2014-05-28 14:28:46 +02:00
2014-05-24 00:07:29 +04:00
2014-06-10 13:59:02 +02:00
2014-06-05 16:10:33 +02:00
2014-06-09 15:43:40 +02:00
2014-06-11 00:25:06 +01:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
No description provided
Readme 404 MiB
Languages
C 82.6%
C++ 6.5%
Python 3.4%
Dylan 2.9%
Shell 1.6%
Other 2.8%