2f0a500803
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4002 c046a42c-6fe2-441c-8c8c-71466251a162
613 lines
18 KiB
C
613 lines
18 KiB
C
/*
|
|
* Tiny Code Generator for QEMU
|
|
*
|
|
* Copyright (c) 2008 Fabrice Bellard
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
|
|
"%g0",
|
|
"%g1",
|
|
"%g2",
|
|
"%g3",
|
|
"%g4",
|
|
"%g5",
|
|
"%g6",
|
|
"%g7",
|
|
"%o0",
|
|
"%o1",
|
|
"%o2",
|
|
"%o3",
|
|
"%o4",
|
|
"%o5",
|
|
"%o6",
|
|
"%o7",
|
|
"%l0",
|
|
"%l1",
|
|
"%l2",
|
|
"%l3",
|
|
"%l4",
|
|
"%l5",
|
|
"%l6",
|
|
"%l7",
|
|
"%i0",
|
|
"%i1",
|
|
"%i2",
|
|
"%i3",
|
|
"%i4",
|
|
"%i5",
|
|
"%i6",
|
|
"%i7",
|
|
};
|
|
|
|
static const int tcg_target_reg_alloc_order[TCG_TARGET_NB_REGS] = {
|
|
TCG_REG_L0,
|
|
TCG_REG_L1,
|
|
TCG_REG_L2,
|
|
TCG_REG_L3,
|
|
TCG_REG_L4,
|
|
TCG_REG_L5,
|
|
TCG_REG_L6,
|
|
TCG_REG_L7,
|
|
TCG_REG_I0,
|
|
TCG_REG_I1,
|
|
TCG_REG_I2,
|
|
TCG_REG_I3,
|
|
TCG_REG_I4,
|
|
TCG_REG_I5,
|
|
};
|
|
|
|
static const int tcg_target_call_iarg_regs[6] = {
|
|
TCG_REG_O0,
|
|
TCG_REG_O1,
|
|
TCG_REG_O2,
|
|
TCG_REG_O3,
|
|
TCG_REG_O4,
|
|
TCG_REG_O5,
|
|
};
|
|
|
|
static const int tcg_target_call_oarg_regs[2] = {
|
|
TCG_REG_O0,
|
|
TCG_REG_O1,
|
|
};
|
|
|
|
static void patch_reloc(uint8_t *code_ptr, int type,
|
|
tcg_target_long value)
|
|
{
|
|
switch (type) {
|
|
case R_SPARC_32:
|
|
if (value != (uint32_t)value)
|
|
tcg_abort();
|
|
*(uint32_t *)code_ptr = value;
|
|
break;
|
|
default:
|
|
tcg_abort();
|
|
}
|
|
}
|
|
|
|
/* maximum number of register used for input function arguments */
|
|
static inline int tcg_target_get_call_iarg_regs_count(int flags)
|
|
{
|
|
return 6;
|
|
}
|
|
|
|
/* parse target specific constraints */
|
|
static int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str)
|
|
{
|
|
const char *ct_str;
|
|
|
|
ct_str = *pct_str;
|
|
switch (ct_str[0]) {
|
|
case 'r':
|
|
case 'L': /* qemu_ld/st constraint */
|
|
ct->ct |= TCG_CT_REG;
|
|
tcg_regset_set32(ct->u.regs, 0, 0xffffffff);
|
|
break;
|
|
case 'I':
|
|
ct->ct |= TCG_CT_CONST_S11;
|
|
break;
|
|
case 'J':
|
|
ct->ct |= TCG_CT_CONST_S13;
|
|
break;
|
|
default:
|
|
return -1;
|
|
}
|
|
ct_str++;
|
|
*pct_str = ct_str;
|
|
return 0;
|
|
}
|
|
|
|
#define ABS(x) ((x) < 0? -(x) : (x))
|
|
/* test if a constant matches the constraint */
|
|
static inline int tcg_target_const_match(tcg_target_long val,
|
|
const TCGArgConstraint *arg_ct)
|
|
{
|
|
int ct;
|
|
|
|
ct = arg_ct->ct;
|
|
if (ct & TCG_CT_CONST)
|
|
return 1;
|
|
else if ((ct & TCG_CT_CONST_S11) && ABS(val) == (ABS(val) & 0x3ff))
|
|
return 1;
|
|
else if ((ct & TCG_CT_CONST_S13) && ABS(val) == (ABS(val) & 0xfff))
|
|
return 1;
|
|
else
|
|
return 0;
|
|
}
|
|
|
|
#define INSN_OP(x) ((x) << 30)
|
|
#define INSN_OP2(x) ((x) << 22)
|
|
#define INSN_OP3(x) ((x) << 19)
|
|
#define INSN_OPF(x) ((x) << 5)
|
|
#define INSN_RD(x) ((x) << 25)
|
|
#define INSN_RS1(x) ((x) << 14)
|
|
#define INSN_RS2(x) (x)
|
|
|
|
#define INSN_IMM13(x) ((1 << 13) | ((x) & 0x1fff))
|
|
|
|
#define INSN_COND(x, a) (((x) << 25) | ((a) << 29)
|
|
|
|
#define ARITH_ADD (INSN_OP(2) | INSN_OP3(0x00))
|
|
#define ARITH_AND (INSN_OP(2) | INSN_OP3(0x01))
|
|
#define ARITH_OR (INSN_OP(2) | INSN_OP3(0x02))
|
|
#define ARITH_XOR (INSN_OP(2) | INSN_OP3(0x03))
|
|
#define ARITH_SUB (INSN_OP(2) | INSN_OP3(0x08))
|
|
#define ARITH_ADDX (INSN_OP(2) | INSN_OP3(0x10))
|
|
#define ARITH_SUBX (INSN_OP(2) | INSN_OP3(0x0c))
|
|
#define ARITH_UMUL (INSN_OP(2) | INSN_OP3(0x0a))
|
|
#define ARITH_UDIV (INSN_OP(2) | INSN_OP3(0x0e))
|
|
#define ARITH_SDIV (INSN_OP(2) | INSN_OP3(0x0f))
|
|
#define ARITH_MULX (INSN_OP(2) | INSN_OP3(0x09))
|
|
#define ARITH_UDIVX (INSN_OP(2) | INSN_OP3(0x0d))
|
|
#define ARITH_SDIVX (INSN_OP(2) | INSN_OP3(0x2d))
|
|
|
|
#define SHIFT_SLL (INSN_OP(2) | INSN_OP3(0x25))
|
|
#define SHIFT_SRL (INSN_OP(2) | INSN_OP3(0x26))
|
|
#define SHIFT_SRA (INSN_OP(2) | INSN_OP3(0x27))
|
|
|
|
#define SHIFT_SLLX (INSN_OP(2) | INSN_OP3(0x25) | (1 << 12))
|
|
#define SHIFT_SRLX (INSN_OP(2) | INSN_OP3(0x26) | (1 << 12))
|
|
#define SHIFT_SRAX (INSN_OP(2) | INSN_OP3(0x27) | (1 << 12))
|
|
|
|
#define WRY (INSN_OP(2) | INSN_OP3(0x30))
|
|
#define JMPL (INSN_OP(2) | INSN_OP3(0x38))
|
|
#define SAVE (INSN_OP(2) | INSN_OP3(0x3c))
|
|
#define RESTORE (INSN_OP(2) | INSN_OP3(0x3d))
|
|
#define SETHI (INSN_OP(0) | INSN_OP2(0x4))
|
|
#define CALL INSN_OP(1)
|
|
#define LDUB (INSN_OP(3) | INSN_OP3(0x01))
|
|
#define LDSB (INSN_OP(3) | INSN_OP3(0x09))
|
|
#define LDUH (INSN_OP(3) | INSN_OP3(0x02))
|
|
#define LDSH (INSN_OP(3) | INSN_OP3(0x0a))
|
|
#define LDUW (INSN_OP(3) | INSN_OP3(0x00))
|
|
#define LDSW (INSN_OP(3) | INSN_OP3(0x08))
|
|
#define LDX (INSN_OP(3) | INSN_OP3(0x0b))
|
|
#define STB (INSN_OP(3) | INSN_OP3(0x05))
|
|
#define STH (INSN_OP(3) | INSN_OP3(0x06))
|
|
#define STW (INSN_OP(3) | INSN_OP3(0x04))
|
|
#define STX (INSN_OP(3) | INSN_OP3(0x0e))
|
|
|
|
static inline void tcg_out_mov(TCGContext *s, int ret, int arg)
|
|
{
|
|
tcg_out32(s, ARITH_OR | INSN_RD(ret) | INSN_RS1(arg) |
|
|
INSN_RS2(TCG_REG_G0));
|
|
}
|
|
|
|
static inline void tcg_out_movi(TCGContext *s, TCGType type,
|
|
int ret, tcg_target_long arg)
|
|
{
|
|
if (arg == (arg & 0xfff))
|
|
tcg_out32(s, ARITH_OR | INSN_RD(ret) | INSN_RS1(TCG_REG_G0) |
|
|
INSN_IMM13(arg));
|
|
else {
|
|
tcg_out32(s, SETHI | INSN_RD(ret) | ((arg & 0xfffffc00) >> 10));
|
|
if (arg & 0x3ff)
|
|
tcg_out32(s, ARITH_OR | INSN_RD(ret) | INSN_RS1(ret) |
|
|
INSN_IMM13(arg & 0x3ff));
|
|
}
|
|
}
|
|
|
|
static inline void tcg_out_ld_raw(TCGContext *s, int ret,
|
|
tcg_target_long arg)
|
|
{
|
|
tcg_out32(s, SETHI | INSN_RD(ret) | (((uint32_t)arg & 0xfffffc00) >> 10));
|
|
tcg_out32(s, LDUW | INSN_RD(ret) | INSN_RS1(ret) |
|
|
INSN_IMM13(arg & 0x3ff));
|
|
}
|
|
|
|
static inline void tcg_out_ldst(TCGContext *s, int ret, int addr, int offset, int op)
|
|
{
|
|
if (offset == (offset & 0xfff))
|
|
tcg_out32(s, op | INSN_RD(ret) | INSN_RS1(addr) |
|
|
INSN_IMM13(offset));
|
|
else
|
|
fprintf(stderr, "unimplemented %s with offset %d\n", __func__, offset);
|
|
}
|
|
|
|
static inline void tcg_out_ld(TCGContext *s, int ret,
|
|
int arg1, tcg_target_long arg2)
|
|
{
|
|
fprintf(stderr, "unimplemented %s\n", __func__);
|
|
}
|
|
|
|
static inline void tcg_out_st(TCGContext *s, int arg,
|
|
int arg1, tcg_target_long arg2)
|
|
{
|
|
fprintf(stderr, "unimplemented %s\n", __func__);
|
|
}
|
|
|
|
static inline void tcg_out_arith(TCGContext *s, int rd, int rs1, int rs2,
|
|
int op)
|
|
{
|
|
tcg_out32(s, op | INSN_RD(rd) | INSN_RS1(rs1) |
|
|
INSN_RS2(rs2));
|
|
}
|
|
|
|
static inline void tcg_out_arithi(TCGContext *s, int rd, int rs1, int offset,
|
|
int op)
|
|
{
|
|
tcg_out32(s, op | INSN_RD(rd) | INSN_RS1(rs1) |
|
|
INSN_IMM13(offset));
|
|
}
|
|
|
|
static inline void tcg_out_sety(TCGContext *s, tcg_target_long val)
|
|
{
|
|
if (val == 0 || val == -1)
|
|
tcg_out32(s, WRY | INSN_IMM13(val));
|
|
else
|
|
fprintf(stderr, "unimplemented sety %ld\n", (long)val);
|
|
}
|
|
|
|
static inline void tcg_out_addi(TCGContext *s, int reg, tcg_target_long val)
|
|
{
|
|
if (val != 0) {
|
|
if (val == (val & 0xfff))
|
|
tcg_out_arithi(s, reg, reg, val, ARITH_ADD);
|
|
else
|
|
fprintf(stderr, "unimplemented addi %ld\n", (long)val);
|
|
}
|
|
}
|
|
|
|
static inline void tcg_out_nop(TCGContext *s)
|
|
{
|
|
tcg_out32(s, SETHI | INSN_RD(TCG_REG_G0) | 0);
|
|
}
|
|
|
|
static inline void tcg_out_op(TCGContext *s, int opc, const TCGArg *args,
|
|
const int *const_args)
|
|
{
|
|
int c;
|
|
|
|
switch (opc) {
|
|
case INDEX_op_exit_tb:
|
|
tcg_out_movi(s, TCG_TYPE_TL, TCG_REG_O0, args[0]);
|
|
tcg_out32(s, JMPL | INSN_RD(TCG_REG_G0) | INSN_RS1(TCG_REG_O7) |
|
|
INSN_IMM13(8));
|
|
tcg_out_nop(s);
|
|
break;
|
|
case INDEX_op_goto_tb:
|
|
if (s->tb_jmp_offset) {
|
|
/* direct jump method */
|
|
tcg_out32(s, CALL | 0);
|
|
s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
|
|
tcg_out_nop(s);
|
|
} else {
|
|
/* indirect jump method */
|
|
tcg_out_ld_raw(s, TCG_REG_O7, (tcg_target_long)(s->tb_next + args[0]));
|
|
tcg_out32(s, JMPL | INSN_RD(TCG_REG_O7) | INSN_RS1(TCG_REG_O7) |
|
|
INSN_RS2(TCG_REG_G0));
|
|
tcg_out_nop(s);
|
|
}
|
|
s->tb_next_offset[args[0]] = s->code_ptr - s->code_buf;
|
|
break;
|
|
case INDEX_op_call:
|
|
if (const_args[0]) {
|
|
tcg_out32(s, CALL | ((((tcg_target_ulong)args[0]
|
|
- (tcg_target_ulong)s->code_ptr) >> 2)
|
|
& 0x3fffffff));
|
|
tcg_out_nop(s);
|
|
} else {
|
|
tcg_out_ld_raw(s, TCG_REG_O7, (tcg_target_long)(s->tb_next + args[0]));
|
|
tcg_out32(s, JMPL | INSN_RD(TCG_REG_O7) | INSN_RS1(TCG_REG_O7) |
|
|
INSN_RS2(TCG_REG_G0));
|
|
tcg_out_nop(s);
|
|
}
|
|
break;
|
|
case INDEX_op_jmp:
|
|
fprintf(stderr, "unimplemented jmp\n");
|
|
break;
|
|
case INDEX_op_br:
|
|
fprintf(stderr, "unimplemented br\n");
|
|
break;
|
|
case INDEX_op_movi_i32:
|
|
tcg_out_movi(s, TCG_TYPE_I32, args[0], (uint32_t)args[1]);
|
|
break;
|
|
|
|
#if defined(__sparc_v9__) && !defined(__sparc_v8plus__)
|
|
#define OP_32_64(x) \
|
|
glue(glue(case INDEX_op_, x), _i32:) \
|
|
glue(glue(case INDEX_op_, x), _i64:)
|
|
#else
|
|
#define OP_32_64(x) \
|
|
glue(glue(case INDEX_op_, x), _i32:)
|
|
#endif
|
|
OP_32_64(ld8u);
|
|
tcg_out_ldst(s, args[0], args[1], args[2], LDUB);
|
|
break;
|
|
OP_32_64(ld8s);
|
|
tcg_out_ldst(s, args[0], args[1], args[2], LDSB);
|
|
break;
|
|
OP_32_64(ld16u);
|
|
tcg_out_ldst(s, args[0], args[1], args[2], LDUH);
|
|
break;
|
|
OP_32_64(ld16s);
|
|
tcg_out_ldst(s, args[0], args[1], args[2], LDSH);
|
|
break;
|
|
case INDEX_op_ld_i32:
|
|
#if defined(__sparc_v9__) && !defined(__sparc_v8plus__)
|
|
case INDEX_op_ld_i32u_i64:
|
|
#endif
|
|
tcg_out_ldst(s, args[0], args[1], args[2], LDUW);
|
|
break;
|
|
OP_32_64(st8);
|
|
tcg_out_ldst(s, args[0], args[1], args[2], STB);
|
|
break;
|
|
OP_32_64(st16);
|
|
tcg_out_ldst(s, args[0], args[1], args[2], STH);
|
|
break;
|
|
case INDEX_op_st_i32:
|
|
#if defined(__sparc_v9__) && !defined(__sparc_v8plus__)
|
|
case INDEX_op_st_i32_i64:
|
|
#endif
|
|
tcg_out_ldst(s, args[0], args[1], args[2], STW);
|
|
break;
|
|
OP_32_64(sub);
|
|
c = ARITH_SUB;
|
|
goto gen_arith32;
|
|
OP_32_64(and);
|
|
c = ARITH_AND;
|
|
goto gen_arith32;
|
|
OP_32_64(or);
|
|
c = ARITH_OR;
|
|
goto gen_arith32;
|
|
OP_32_64(xor);
|
|
c = ARITH_XOR;
|
|
goto gen_arith32;
|
|
case INDEX_op_shl_i32:
|
|
c = SHIFT_SLL;
|
|
goto gen_arith32;
|
|
case INDEX_op_shr_i32:
|
|
c = SHIFT_SRL;
|
|
goto gen_arith32;
|
|
case INDEX_op_sar_i32:
|
|
c = SHIFT_SRA;
|
|
goto gen_arith32;
|
|
case INDEX_op_mul_i32:
|
|
c = ARITH_UMUL;
|
|
goto gen_arith32;
|
|
OP_32_64(add);
|
|
c = ARITH_ADD;
|
|
gen_arith32:
|
|
if (const_args[2]) {
|
|
tcg_out_arithi(s, args[0], args[1], args[2], c);
|
|
} else {
|
|
tcg_out_arith(s, args[0], args[1], args[2], c);
|
|
}
|
|
break;
|
|
|
|
case INDEX_op_div2_i32:
|
|
#if defined(__sparc_v9__) || defined(__sparc_v8plus__)
|
|
c = ARITH_SDIVX;
|
|
goto gen_arith32;
|
|
#else
|
|
tcg_out_sety(s, 0);
|
|
c = ARITH_SDIV;
|
|
goto gen_arith32;
|
|
#endif
|
|
case INDEX_op_divu2_i32:
|
|
#if defined(__sparc_v9__) || defined(__sparc_v8plus__)
|
|
c = ARITH_UDIVX;
|
|
goto gen_arith32;
|
|
#else
|
|
tcg_out_sety(s, 0);
|
|
c = ARITH_UDIV;
|
|
goto gen_arith32;
|
|
#endif
|
|
|
|
case INDEX_op_brcond_i32:
|
|
fprintf(stderr, "unimplemented brcond\n");
|
|
break;
|
|
|
|
case INDEX_op_qemu_ld8u:
|
|
fprintf(stderr, "unimplemented qld\n");
|
|
break;
|
|
case INDEX_op_qemu_ld8s:
|
|
fprintf(stderr, "unimplemented qld\n");
|
|
break;
|
|
case INDEX_op_qemu_ld16u:
|
|
fprintf(stderr, "unimplemented qld\n");
|
|
break;
|
|
case INDEX_op_qemu_ld16s:
|
|
fprintf(stderr, "unimplemented qld\n");
|
|
break;
|
|
case INDEX_op_qemu_ld32u:
|
|
fprintf(stderr, "unimplemented qld\n");
|
|
break;
|
|
case INDEX_op_qemu_ld32s:
|
|
fprintf(stderr, "unimplemented qld\n");
|
|
break;
|
|
case INDEX_op_qemu_st8:
|
|
fprintf(stderr, "unimplemented qst\n");
|
|
break;
|
|
case INDEX_op_qemu_st16:
|
|
fprintf(stderr, "unimplemented qst\n");
|
|
break;
|
|
case INDEX_op_qemu_st32:
|
|
fprintf(stderr, "unimplemented qst\n");
|
|
break;
|
|
|
|
#if defined(__sparc_v9__) && !defined(__sparc_v8plus__)
|
|
case INDEX_op_movi_i64:
|
|
tcg_out_movi(s, TCG_TYPE_I64, args[0], args[1]);
|
|
break;
|
|
case INDEX_op_ld_i64:
|
|
tcg_out_ldst(s, args[0], args[1], args[2], LDX);
|
|
break;
|
|
case INDEX_op_st_i64:
|
|
tcg_out_ldst(s, args[0], args[1], args[2], STX);
|
|
break;
|
|
case INDEX_op_shl_i64:
|
|
c = SHIFT_SLLX;
|
|
goto gen_arith32;
|
|
case INDEX_op_shr_i64:
|
|
c = SHIFT_SRLX;
|
|
goto gen_arith32;
|
|
case INDEX_op_sar_i64:
|
|
c = SHIFT_SRAX;
|
|
goto gen_arith32;
|
|
case INDEX_op_mul_i64:
|
|
c = ARITH_MULX;
|
|
goto gen_arith32;
|
|
case INDEX_op_div2_i64:
|
|
c = ARITH_DIVX;
|
|
goto gen_arith32;
|
|
case INDEX_op_divu2_i64:
|
|
c = ARITH_UDIVX;
|
|
goto gen_arith32;
|
|
|
|
case INDEX_op_brcond_i64:
|
|
fprintf(stderr, "unimplemented brcond\n");
|
|
break;
|
|
case INDEX_op_qemu_ld64:
|
|
fprintf(stderr, "unimplemented qld\n");
|
|
break;
|
|
case INDEX_op_qemu_st64:
|
|
fprintf(stderr, "unimplemented qst\n");
|
|
break;
|
|
|
|
#endif
|
|
default:
|
|
fprintf(stderr, "unknown opcode 0x%x\n", opc);
|
|
tcg_abort();
|
|
}
|
|
}
|
|
|
|
static const TCGTargetOpDef sparc_op_defs[] = {
|
|
{ INDEX_op_exit_tb, { } },
|
|
{ INDEX_op_goto_tb, { } },
|
|
{ INDEX_op_call, { "ri" } },
|
|
{ INDEX_op_jmp, { "ri" } },
|
|
{ INDEX_op_br, { } },
|
|
|
|
{ INDEX_op_mov_i32, { "r", "r" } },
|
|
{ INDEX_op_movi_i32, { "r" } },
|
|
{ INDEX_op_ld8u_i32, { "r", "r" } },
|
|
{ INDEX_op_ld8s_i32, { "r", "r" } },
|
|
{ INDEX_op_ld16u_i32, { "r", "r" } },
|
|
{ INDEX_op_ld16s_i32, { "r", "r" } },
|
|
{ INDEX_op_ld_i32, { "r", "r" } },
|
|
{ INDEX_op_st8_i32, { "r", "r" } },
|
|
{ INDEX_op_st16_i32, { "r", "r" } },
|
|
{ INDEX_op_st_i32, { "r", "r" } },
|
|
|
|
{ INDEX_op_add_i32, { "r", "0", "rJ" } },
|
|
{ INDEX_op_mul_i32, { "r", "0", "rJ" } },
|
|
{ INDEX_op_div2_i32, { "r", "r", "0", "1", "r" } },
|
|
{ INDEX_op_divu2_i32, { "r", "r", "0", "1", "r" } },
|
|
{ INDEX_op_sub_i32, { "r", "0", "rJ" } },
|
|
{ INDEX_op_and_i32, { "r", "0", "rJ" } },
|
|
{ INDEX_op_or_i32, { "r", "0", "rJ" } },
|
|
{ INDEX_op_xor_i32, { "r", "0", "rJ" } },
|
|
|
|
{ INDEX_op_shl_i32, { "r", "0", "rJ" } },
|
|
{ INDEX_op_shr_i32, { "r", "0", "rJ" } },
|
|
{ INDEX_op_sar_i32, { "r", "0", "rJ" } },
|
|
|
|
{ INDEX_op_brcond_i32, { "r", "ri" } },
|
|
|
|
{ INDEX_op_qemu_ld8u, { "r", "L" } },
|
|
{ INDEX_op_qemu_ld8s, { "r", "L" } },
|
|
{ INDEX_op_qemu_ld16u, { "r", "L" } },
|
|
{ INDEX_op_qemu_ld16s, { "r", "L" } },
|
|
{ INDEX_op_qemu_ld32u, { "r", "L" } },
|
|
{ INDEX_op_qemu_ld32s, { "r", "L" } },
|
|
|
|
{ INDEX_op_qemu_st8, { "L", "L" } },
|
|
{ INDEX_op_qemu_st16, { "L", "L" } },
|
|
{ INDEX_op_qemu_st32, { "L", "L" } },
|
|
|
|
#if defined(__sparc_v9__) && !defined(__sparc_v8plus__)
|
|
{ INDEX_op_mov_i64, { "r", "r" } },
|
|
{ INDEX_op_movi_i64, { "r" } },
|
|
{ INDEX_op_ld8u_i64, { "r", "r" } },
|
|
{ INDEX_op_ld8s_i64, { "r", "r" } },
|
|
{ INDEX_op_ld16u_i64, { "r", "r" } },
|
|
{ INDEX_op_ld16s_i64, { "r", "r" } },
|
|
{ INDEX_op_ld32u_i64, { "r", "r" } },
|
|
{ INDEX_op_ld32s_i64, { "r", "r" } },
|
|
{ INDEX_op_ld_i64, { "r", "r" } },
|
|
{ INDEX_op_st8_i64, { "r", "r" } },
|
|
{ INDEX_op_st16_i64, { "r", "r" } },
|
|
{ INDEX_op_st32_i64, { "r", "r" } },
|
|
{ INDEX_op_st_i64, { "r", "r" } },
|
|
|
|
{ INDEX_op_add_i64, { "r", "0", "rJ" } },
|
|
{ INDEX_op_mul_i64, { "r", "0", "rJ" } },
|
|
{ INDEX_op_div2_i64, { "r", "r", "0", "1", "r" } },
|
|
{ INDEX_op_divu2_i64, { "r", "r", "0", "1", "r" } },
|
|
{ INDEX_op_sub_i64, { "r", "0", "rJ" } },
|
|
{ INDEX_op_and_i64, { "r", "0", "rJ" } },
|
|
{ INDEX_op_or_i64, { "r", "0", "rJ" } },
|
|
{ INDEX_op_xor_i64, { "r", "0", "rJ" } },
|
|
|
|
{ INDEX_op_shl_i64, { "r", "0", "rJ" } },
|
|
{ INDEX_op_shr_i64, { "r", "0", "rJ" } },
|
|
{ INDEX_op_sar_i64, { "r", "0", "rJ" } },
|
|
|
|
{ INDEX_op_brcond_i64, { "r", "ri" } },
|
|
#endif
|
|
{ -1 },
|
|
};
|
|
|
|
void tcg_target_init(TCGContext *s)
|
|
{
|
|
tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I32], 0, 0xffffffff);
|
|
#if defined(__sparc_v9__) && !defined(__sparc_v8plus__)
|
|
tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I64], 0, 0xffffffff);
|
|
#endif
|
|
tcg_regset_set32(tcg_target_call_clobber_regs, 0,
|
|
(1 << TCG_REG_O0) |
|
|
(1 << TCG_REG_O1) |
|
|
(1 << TCG_REG_O2) |
|
|
(1 << TCG_REG_O3) |
|
|
(1 << TCG_REG_O4) |
|
|
(1 << TCG_REG_O5) |
|
|
(1 << TCG_REG_O6) |
|
|
(1 << TCG_REG_O7));
|
|
|
|
tcg_regset_clear(s->reserved_regs);
|
|
tcg_regset_set_reg(s->reserved_regs, TCG_REG_G0);
|
|
tcg_regset_set_reg(s->reserved_regs, TCG_REG_I6);
|
|
tcg_regset_set_reg(s->reserved_regs, TCG_REG_I7);
|
|
tcg_regset_set_reg(s->reserved_regs, TCG_REG_O6);
|
|
tcg_regset_set_reg(s->reserved_regs, TCG_REG_O7);
|
|
tcg_add_target_add_op_defs(sparc_op_defs);
|
|
}
|