Jean-Christophe DUBOIS
ec46eaa83a
i.MX: Add i.MX6 SOC implementation.
For now we only support the following devices:
* up to 4 Cortex A9 cores
* A9 MPCORE (SCU, GIC, TWD)
* 5 i.MX UARTs
* 2 EPIT timers
* 1 GPT timer
* 3 I2C controllers
* 7 GPIO controllers
* 6 SDHC controllers
* 5 SPI controllers
* 1 CCM device
* 1 SRC device
* various ROM/RAM areas.
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Jean-Christophe Dubois <jcd@tribudubois.net>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2016-05-12 13:22:29 +01:00
..
2015-11-24 14:12:15 +00:00
2015-05-18 16:41:09 +01:00
2016-05-12 13:22:29 +01:00
2015-12-22 18:39:20 +02:00
2015-04-30 16:05:48 +03:00
2016-03-23 13:36:56 +00:00
2016-03-23 13:36:56 +00:00
2016-03-30 09:14:00 +01:00
2016-03-23 13:36:56 +00:00
2016-03-23 13:36:56 +00:00
2016-03-21 21:28:59 +01:00
2015-10-20 09:26:36 +02:00
2015-06-11 17:45:49 +02:00
2015-09-15 07:45:32 -07:00
2015-03-18 11:50:47 +01:00
2015-12-22 18:39:20 +02:00