Aleksandar Markovic 215581bdf1 hw/mips_int: hold BQL for all interrupt requests ... Make sure BQL is held for all interrupt requests. For MTTCG-enabled configurations, handling soft and hard interrupts between vCPUs must be properly locked. By acquiring BQL, make sure all paths triggering an IRQ are synchronized. Signed-off-by: Miodrag Dinic <miodrag.dinic@imgtec.com> Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com> Acked-by: Alex Bennée <alex.bennee@linaro.org> Reviewed-by: Alex Bennée <alex.bennee@linaro.org>		2019-02-14 17:47:28 +01:00
..
cp0_timer.c	mips: introduce internal.h and cleanup cpu.h	2017-09-21 13:24:34 +01:00
cpu-qom.h	mips: MIPSCPU model subclasses	2017-09-21 13:25:30 +01:00
cpu.c	target/mips: Add disassembler support for nanoMIPS	2018-10-25 22:13:33 +02:00
cpu.h	target/mips: reimplement SC instruction emulation and use cmpxchg	2019-02-14 17:47:28 +01:00
dsp_helper.c	Remove unnecessary variables for function return value	2018-05-20 08:48:13 +03:00
gdbstub.c	target/mips: Fix gdbstub to read/write 64 bit FP registers	2018-06-27 20:13:50 +02:00
helper.c	target/mips: reimplement SC instruction emulation and use cmpxchg	2019-02-14 17:47:28 +01:00
helper.h	target/mips: reimplement SC instruction emulation and use cmpxchg	2019-02-14 17:47:28 +01:00
internal.h	target/mips: Provide R/W access to SAARI and SAAR CP0 registers	2019-01-18 16:53:28 +01:00
kvm_mips.h	Move target-* CPU file into a target/ folder	2016-12-20 21:52:12 +01:00
kvm.c	mips: introduce internal.h and cleanup cpu.h	2017-09-21 13:24:34 +01:00
lmi_helper.c	Move target-* CPU file into a target/ folder	2016-12-20 21:52:12 +01:00
machine.c	target/mips: compare virtual addresses in LL/SC sequence	2019-02-14 17:47:28 +01:00
Makefile.objs	mips: move hw/mips/cputimer.c to target/mips/	2017-09-21 13:24:34 +01:00
mips-defs.h	target/mips: Define a bit for MXU in insn_flags	2018-10-29 14:13:47 +01:00
mips-semi.c	Move target-* CPU file into a target/ folder	2016-12-20 21:52:12 +01:00
msa_helper.c	target/mips: Remove floatX_maybe_silence_nan from conversions	2018-05-17 15:27:15 -07:00
op_helper.c	hw/mips_int: hold BQL for all interrupt requests	2019-02-14 17:47:28 +01:00
TODO	Move target-* CPU file into a target/ folder	2016-12-20 21:52:12 +01:00
trace-events	docs: fix broken paths to docs/devel/tracing.txt	2017-07-31 13:12:53 +03:00
translate_init.inc.c	target/mips: Add I6500 core configuration	2019-01-24 17:48:33 +01:00
translate.c	target/mips: reimplement SC instruction emulation and use cmpxchg	2019-02-14 17:47:28 +01:00