4dcf7d87d9
This has been broken by commit 952760bb7b
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
219 lines
7.1 KiB
C
219 lines
7.1 KiB
C
/*
|
|
* pci_host.c
|
|
*
|
|
* Copyright (c) 2009 Isaku Yamahata <yamahata at valinux co jp>
|
|
* VA Linux Systems Japan K.K.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "pci.h"
|
|
#include "pci_host.h"
|
|
|
|
/* debug PCI */
|
|
//#define DEBUG_PCI
|
|
|
|
#ifdef DEBUG_PCI
|
|
#define PCI_DPRINTF(fmt, ...) \
|
|
do { printf("pci_host_data: " fmt , ## __VA_ARGS__); } while (0)
|
|
#else
|
|
#define PCI_DPRINTF(fmt, ...)
|
|
#endif
|
|
|
|
/*
|
|
* PCI address
|
|
* bit 16 - 24: bus number
|
|
* bit 8 - 15: devfun number
|
|
* bit 0 - 7: offset in configuration space of a given pci device
|
|
*/
|
|
|
|
/* the helper functio to get a PCIDeice* for a given pci address */
|
|
static inline PCIDevice *pci_dev_find_by_addr(PCIBus *bus, uint32_t addr)
|
|
{
|
|
uint8_t bus_num = addr >> 16;
|
|
uint8_t devfn = addr >> 8;
|
|
|
|
return pci_find_device(bus, bus_num, PCI_SLOT(devfn), PCI_FUNC(devfn));
|
|
}
|
|
|
|
void pci_data_write(PCIBus *s, uint32_t addr, uint32_t val, int len)
|
|
{
|
|
PCIDevice *pci_dev = pci_dev_find_by_addr(s, addr);
|
|
uint32_t config_addr = addr & (PCI_CONFIG_SPACE_SIZE - 1);
|
|
|
|
if (!pci_dev)
|
|
return;
|
|
|
|
PCI_DPRINTF("%s: %s: addr=%02" PRIx32 " val=%08" PRIx32 " len=%d\n",
|
|
__func__, pci_dev->name, config_addr, val, len);
|
|
pci_dev->config_write(pci_dev, config_addr, val, len);
|
|
}
|
|
|
|
uint32_t pci_data_read(PCIBus *s, uint32_t addr, int len)
|
|
{
|
|
PCIDevice *pci_dev = pci_dev_find_by_addr(s, addr);
|
|
uint32_t config_addr = addr & (PCI_CONFIG_SPACE_SIZE - 1);
|
|
uint32_t val;
|
|
|
|
assert(len == 1 || len == 2 || len == 4);
|
|
if (!pci_dev) {
|
|
return ~0x0;
|
|
}
|
|
|
|
val = pci_dev->config_read(pci_dev, config_addr, len);
|
|
PCI_DPRINTF("%s: %s: addr=%02"PRIx32" val=%08"PRIx32" len=%d\n",
|
|
__func__, pci_dev->name, config_addr, val, len);
|
|
|
|
return val;
|
|
}
|
|
|
|
static void pci_host_config_write_swap(ReadWriteHandler *handler,
|
|
pcibus_t addr, uint32_t val, int len)
|
|
{
|
|
PCIHostState *s = container_of(handler, PCIHostState, conf_handler);
|
|
|
|
PCI_DPRINTF("%s addr %" FMT_PCIBUS " %d val %"PRIx32"\n",
|
|
__func__, addr, len, val);
|
|
val = qemu_bswap_len(val, len);
|
|
s->config_reg = val;
|
|
}
|
|
|
|
static uint32_t pci_host_config_read_swap(ReadWriteHandler *handler,
|
|
pcibus_t addr, int len)
|
|
{
|
|
PCIHostState *s = container_of(handler, PCIHostState, conf_handler);
|
|
uint32_t val = s->config_reg;
|
|
|
|
val = qemu_bswap_len(val, len);
|
|
PCI_DPRINTF("%s addr %" FMT_PCIBUS " len %d val %"PRIx32"\n",
|
|
__func__, addr, len, val);
|
|
return val;
|
|
}
|
|
|
|
static void pci_host_config_write_noswap(ReadWriteHandler *handler,
|
|
pcibus_t addr, uint32_t val, int len)
|
|
{
|
|
PCIHostState *s = container_of(handler, PCIHostState, conf_noswap_handler);
|
|
|
|
PCI_DPRINTF("%s addr %" FMT_PCIBUS " %d val %"PRIx32"\n",
|
|
__func__, addr, len, val);
|
|
s->config_reg = val;
|
|
}
|
|
|
|
static uint32_t pci_host_config_read_noswap(ReadWriteHandler *handler,
|
|
pcibus_t addr, int len)
|
|
{
|
|
PCIHostState *s = container_of(handler, PCIHostState, conf_noswap_handler);
|
|
uint32_t val = s->config_reg;
|
|
|
|
PCI_DPRINTF("%s addr %" FMT_PCIBUS " len %d val %"PRIx32"\n",
|
|
__func__, addr, len, val);
|
|
return val;
|
|
}
|
|
|
|
static void pci_host_data_write_swap(ReadWriteHandler *handler,
|
|
pcibus_t addr, uint32_t val, int len)
|
|
{
|
|
PCIHostState *s = container_of(handler, PCIHostState, data_handler);
|
|
|
|
val = qemu_bswap_len(val, len);
|
|
PCI_DPRINTF("write addr %" FMT_PCIBUS " len %d val %x\n",
|
|
addr, len, val);
|
|
if (s->config_reg & (1u << 31))
|
|
pci_data_write(s->bus, s->config_reg | (addr & 3), val, len);
|
|
}
|
|
|
|
static uint32_t pci_host_data_read_swap(ReadWriteHandler *handler,
|
|
pcibus_t addr, int len)
|
|
{
|
|
PCIHostState *s = container_of(handler, PCIHostState, data_handler);
|
|
uint32_t val;
|
|
if (!(s->config_reg & (1 << 31)))
|
|
return 0xffffffff;
|
|
val = pci_data_read(s->bus, s->config_reg | (addr & 3), len);
|
|
PCI_DPRINTF("read addr %" FMT_PCIBUS " len %d val %x\n",
|
|
addr, len, val);
|
|
val = qemu_bswap_len(val, len);
|
|
return val;
|
|
}
|
|
|
|
static void pci_host_data_write_noswap(ReadWriteHandler *handler,
|
|
pcibus_t addr, uint32_t val, int len)
|
|
{
|
|
PCIHostState *s = container_of(handler, PCIHostState, data_noswap_handler);
|
|
PCI_DPRINTF("write addr %" FMT_PCIBUS " len %d val %x\n",
|
|
addr, len, val);
|
|
if (s->config_reg & (1u << 31))
|
|
pci_data_write(s->bus, s->config_reg | (addr & 3), val, len);
|
|
}
|
|
|
|
static uint32_t pci_host_data_read_noswap(ReadWriteHandler *handler,
|
|
pcibus_t addr, int len)
|
|
{
|
|
PCIHostState *s = container_of(handler, PCIHostState, data_noswap_handler);
|
|
uint32_t val;
|
|
if (!(s->config_reg & (1 << 31)))
|
|
return 0xffffffff;
|
|
val = pci_data_read(s->bus, s->config_reg | (addr & 3), len);
|
|
PCI_DPRINTF("read addr %" FMT_PCIBUS " len %d val %x\n",
|
|
addr, len, val);
|
|
return val;
|
|
}
|
|
|
|
static void pci_host_init(PCIHostState *s)
|
|
{
|
|
s->conf_handler.write = pci_host_config_write_swap;
|
|
s->conf_handler.read = pci_host_config_read_swap;
|
|
s->conf_noswap_handler.write = pci_host_config_write_noswap;
|
|
s->conf_noswap_handler.read = pci_host_config_read_noswap;
|
|
s->data_handler.write = pci_host_data_write_swap;
|
|
s->data_handler.read = pci_host_data_read_swap;
|
|
s->data_noswap_handler.write = pci_host_data_write_noswap;
|
|
s->data_noswap_handler.read = pci_host_data_read_noswap;
|
|
}
|
|
|
|
int pci_host_conf_register_mmio(PCIHostState *s, int swap)
|
|
{
|
|
pci_host_init(s);
|
|
if (swap) {
|
|
return cpu_register_io_memory_simple(&s->conf_handler);
|
|
} else {
|
|
return cpu_register_io_memory_simple(&s->conf_noswap_handler);
|
|
}
|
|
}
|
|
|
|
void pci_host_conf_register_ioport(pio_addr_t ioport, PCIHostState *s)
|
|
{
|
|
pci_host_init(s);
|
|
register_ioport_simple(&s->conf_noswap_handler, ioport, 4, 4);
|
|
}
|
|
|
|
int pci_host_data_register_mmio(PCIHostState *s, int swap)
|
|
{
|
|
pci_host_init(s);
|
|
if (swap) {
|
|
return cpu_register_io_memory_simple(&s->data_handler);
|
|
} else {
|
|
return cpu_register_io_memory_simple(&s->data_noswap_handler);
|
|
}
|
|
}
|
|
|
|
void pci_host_data_register_ioport(pio_addr_t ioport, PCIHostState *s)
|
|
{
|
|
pci_host_init(s);
|
|
register_ioport_simple(&s->data_noswap_handler, ioport, 4, 1);
|
|
register_ioport_simple(&s->data_noswap_handler, ioport, 4, 2);
|
|
register_ioport_simple(&s->data_noswap_handler, ioport, 4, 4);
|
|
}
|