mirrors/qemu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
qemu/target/riscv
History
Yifei Jiang 1eb9a5da31 target/riscv: Support virtual time context synchronization 
Add virtual time context description to vmstate_kvmtimer. After cpu being
loaded, virtual time context is updated to KVM.

Signed-off-by: Yifei Jiang <jiangyifei@huawei.com>
Signed-off-by: Mingwang Li <limingwang@huawei.com>
Reviewed-by: Anup Patel <anup.patel@wdc.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-id: 20220112081329.1835-13-jiangyifei@huawei.com
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2022-01-21 15:52:56 +10:00
..
insn_trans
target/riscv: modification of the trans_csrxx for 128-bit support
2022-01-08 15:46:10 +10:00
arch_dump.c
…
bitmanip_helper.c
…
cpu_bits.h
target/riscv: actual functions to realize crs 128-bit insns
2022-01-08 15:46:10 +10:00
cpu_helper.c
target/riscv: Implement the stval/mtval illegal instruction
2022-01-08 15:46:10 +10:00
cpu_user.h
…
cpu-param.h
…
cpu.c
target/riscv: Add host cpu type
2022-01-21 15:52:56 +10:00
cpu.h
target/riscv: Add kvm_riscv_get/put_regs_timer
2022-01-21 15:52:56 +10:00
csr.c
target/riscv: actual functions to realize crs 128-bit insns
2022-01-08 15:46:10 +10:00
fpu_helper.c
…
gdbstub.c
target/riscv: setup everything for rv64 to support rv128 execution
2022-01-08 15:46:10 +10:00
helper.h
target/riscv: helper functions to wrap calls to 128-bit csr insns
2022-01-08 15:46:10 +10:00
insn16.decode
target/riscv: accessors to registers upper part and 128-bit load/store
2022-01-08 15:46:10 +10:00
insn32.decode
target/riscv: support for 128-bit M extension
2022-01-08 15:46:10 +10:00
instmap.h
…
internals.h
…
Kconfig
…
kvm_riscv.h
target/riscv: Support setting external interrupt by KVM
2022-01-21 15:52:56 +10:00
kvm-stub.c
target/riscv: Support setting external interrupt by KVM
2022-01-21 15:52:56 +10:00
kvm.c
target/riscv: Implement virtual time adjusting with vm state changing
2022-01-21 15:52:56 +10:00
m128_helper.c
target/riscv: support for 128-bit M extension
2022-01-08 15:46:10 +10:00
machine.c
target/riscv: Support virtual time context synchronization
2022-01-21 15:52:56 +10:00
meson.build
target/riscv: Support start kernel directly by KVM
2022-01-21 15:52:56 +10:00
monitor.c
…
op_helper.c
target/riscv: helper functions to wrap calls to 128-bit csr insns
2022-01-08 15:46:10 +10:00
pmp.c
…
pmp.h
…
sbi_ecall_interface.h
target/riscv: Handle KVM_EXIT_RISCV_SBI exit
2022-01-21 15:52:56 +10:00
trace-events
…
trace.h
…
translate.c
target/riscv: Implement the stval/mtval illegal instruction
2022-01-08 15:46:10 +10:00
vector_helper.c
target/riscv: rvv-1.0: rename vmandnot.mm and vmornot.mm to vmandn.mm and vmorn.mm
2021-12-20 14:53:31 +10:00