ths 1e3d0552f5 Update some comments, 64bit FPU support is functional regardless of ...

funny non-standard fcr0 bits on earlier CPUs.


git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2919 c046a42c-6fe2-441c-8c8c-71466251a162

2007-06-01 21:57:32 +00:00

..

cpu.h

Don't kill the registered irqs on reset.

2007-05-31 16:18:58 +00:00

exec.h

…

fop_template.c

Don't check the FPU state for each FPU instruction, use hflags to

2007-05-29 16:52:57 +00:00

helper.c

Handle PX/UX status flags correctly, by Aurelien Jarno.

2007-05-28 20:36:48 +00:00

mips-defs.h

…

op_helper_mem.c

…

op_helper.c

Add proper float*_is_nan prototypes.

2007-05-31 16:17:52 +00:00

op_mem.c

Do not sign extend lwu, by Aurelien Jarno.

2007-05-28 17:09:41 +00:00

op_template.c

…

op.c

Don't check the FPU state for each FPU instruction, use hflags to

2007-05-29 16:52:57 +00:00

TODO

Update some comments, 64bit FPU support is functional regardless of

2007-06-01 21:57:32 +00:00

translate_init.c

Update some comments, 64bit FPU support is functional regardless of

2007-06-01 21:57:32 +00:00

translate.c

Make sure hflags are updated for CP0_Status changes.

2007-06-01 17:47:07 +00:00