Richard Henderson 1c737d9c5f target/arm: Split out formats for 2 vectors + 1 index ... Currently only used by FMUL, but will shortly be used more. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20210525010358.152808-52-richard.henderson@linaro.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org>		2021-05-25 16:01:44 +01:00
..
alpha
arm	target/arm: Split out formats for 2 vectors + 1 index	2021-05-25 16:01:44 +01:00
avr	target/avr: Ignore unimplemented WDR opcode	2021-05-13 19:18:42 +02:00
cris
hexagon	Trivial patches pull request 20210503	2021-05-05 13:52:00 +01:00
hppa
i386	s390x fixes and cleanups; also related fixes in xtensa,	2021-05-20 18:42:00 +01:00
m68k
microblaze
mips	target/mips: Set set_default_nan_mode with set_snan_bit_is_one	2021-05-16 07:13:51 -05:00
nios2
openrisc
ppc	target/ppc: Remove type argument for mmubooke206_get_physical_address	2021-05-19 12:52:07 +10:00
riscv	target/riscv: Fix the RV64H decode comment	2021-05-11 20:02:07 +10:00
rx
s390x	target/s390x: Fix translation exception on illegal instruction	2021-05-20 14:19:30 +02:00
sh4	target/sh4: Return error if CPUClass::get_phys_page_debug() fails	2021-05-13 19:00:50 +02:00
sparc	hw/sparc*: Move cpu_check_irqs() to target/sparc/	2021-05-04 22:45:53 +01:00
tricore
xtensa	target/xtensa: clean up unaligned access	2021-05-20 13:02:58 -07:00
meson.build	Drop the deprecated unicore32 target	2021-05-12 18:20:52 +02:00