Jamin Lin
1809ab6a67
hw/i2c/aspeed: Add AST2700 support
...
Introduce a new ast2700 class to support AST2700.
The I2C bus register memory regions and
I2C bus pool buffer memory regions are discontinuous
and they do not back compatible AST2600.
Add a new ast2700 i2c class init function to match the
address of I2C bus register and pool buffer from the datasheet.
An I2C controller registers owns 8KB address space.
Signed-off-by: Jamin Lin <jamin_lin@aspeedtech.com>
Reviewed-by: Cédric Le Goater <clg@redhat.com>
2024-09-16 17:44:08 +02:00
..
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:47 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 20:10:49 +02:00
2024-09-13 20:12:16 +02:00
2024-09-13 20:12:16 +02:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 20:11:13 +02:00
2024-09-13 15:31:44 +01:00
2024-09-16 17:44:07 +02:00
2024-09-13 15:31:44 +01:00
2024-09-16 17:44:08 +02:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 20:11:13 +02:00
2024-09-13 20:10:50 +02:00
2024-09-13 15:31:44 +01:00
2024-09-12 20:57:54 +08:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-08-20 00:28:24 +02:00
2024-09-13 20:12:16 +02:00
2024-09-13 20:11:12 +02:00
2024-09-08 11:49:49 +02:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-11 09:46:04 -04:00
2024-09-13 15:31:44 +01:00
2024-09-13 20:12:16 +02:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-08-19 14:34:49 +10:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 20:11:13 +02:00
2024-09-13 20:10:49 +02:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 20:11:13 +02:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-06 18:04:16 +09:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 15:31:44 +01:00
2024-09-13 20:12:16 +02:00
2024-09-04 16:50:43 +02:00
2024-09-13 20:11:13 +02:00
2024-09-13 20:10:50 +02:00