Kwok Cheung Yeung 1239b472bb linux-user: Save the correct resume address for MIPS signal handling
The current ISA mode needs to be saved in bit 0 of the resume address.
If the current instruction happens to be in a branch delay slot, then
the address of the preceding jump instruction should be stored instead.
exception_resume_pc already does both of these tasks, so it is
made available and reused.

MIPS_HFLAG_BMASK in hflags is cleared, otherwise QEMU may treat the
first instruction of the signal handler as a delay slot instruction.

Signed-off-by: Kwok Cheung Yeung <kcy@codesourcery.com>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
2013-05-20 18:16:17 +02:00
2013-05-03 12:04:49 -05:00
2013-04-18 13:50:53 +02:00
2013-05-12 13:25:55 +04:00
2012-12-19 08:29:06 +01:00
2013-05-03 13:53:46 +02:00
2013-05-08 15:28:49 +02:00
2013-05-06 17:22:48 +02:00
2013-05-03 13:58:09 +02:00
2013-04-08 18:13:10 +02:00
2013-05-08 20:23:20 +02:00
2013-04-08 18:13:10 +02:00
2013-05-03 13:58:09 +02:00
2013-04-26 20:18:24 +02:00
2013-04-18 13:50:53 +02:00
2013-02-21 16:17:31 -06:00
2013-04-08 18:13:10 +02:00
2013-04-29 12:16:36 -05:00
2013-02-21 16:17:31 -06:00
2013-05-03 12:04:40 -05:00
2013-05-03 13:05:49 +02:00
2013-03-11 13:32:03 +01:00
2013-02-22 21:21:10 +01:00
2013-05-03 12:04:57 -05:00
2013-05-01 13:06:07 +02:00
2013-05-03 12:04:40 -05:00
2013-05-20 10:55:18 -05:00
2013-04-08 18:13:10 +02:00
2013-04-08 18:13:10 +02:00

Read the documentation in qemu-doc.html or on http://wiki.qemu.org

- QEMU team
Description
No description provided
Readme 404 MiB
Languages
C 82.6%
C++ 6.5%
Python 3.4%
Dylan 2.9%
Shell 1.6%
Other 2.8%