103be64c26
Add PWCtl register (CP0 Register 5, Select 6). The PWCtl register configures hardware page table walking for TLB refills. This register is required for the hardware page walker feature. It exists only if Config3 PW bit is set to 1. It contains following fields: PWEn (31) - Hardware Page Table walker enable PWDirExt (30) - If 1, 4-th level implemented (MIPS64 only) XK (28) - If 1, walker handles xkseg (MIPS64 only) XS (27) - If 1, walker handles xsseg (MIPS64 only) XU (26) - If 1, walker handles xuseg (MIPS64 only) DPH (7) - Dual Page format of Huge Page support HugePg (6) - Huge Page PTE supported in Directory levels PSn (5..0) - Bit position of PTEvld in Huge Page PTE Reviewed-by: Aleksandar Markovic <amarkovic@wavecomp.com> Signed-off-by: Yongbok Kim <yongbok.kim@mips.com> Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com> |
||
---|---|---|
.. | ||
cp0_timer.c | ||
cpu-qom.h | ||
cpu.c | ||
cpu.h | ||
dsp_helper.c | ||
gdbstub.c | ||
helper.c | ||
helper.h | ||
internal.h | ||
kvm_mips.h | ||
kvm.c | ||
lmi_helper.c | ||
machine.c | ||
Makefile.objs | ||
mips-defs.h | ||
mips-semi.c | ||
msa_helper.c | ||
op_helper.c | ||
TODO | ||
trace-events | ||
translate_init.inc.c | ||
translate.c |