118c82e7ff
The XDMA engine embedded in the Aspeed SOCs performs PCI DMA operations between the SOC (acting as a BMC) and a host processor in a server. The XDMA engine exists on the AST2400, AST2500, and AST2600 SOCs, so enable it for all of those. Add trace events on the important register writes in the XDMA engine. Signed-off-by: Eddie James <eajames@linux.ibm.com> Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com> Signed-off-by: Cédric Le Goater <clg@kaod.org> Message-id: 20190618165311.27066-21-clg@kaod.org [clg: - changed title ] Signed-off-by: Cédric Le Goater <clg@kaod.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
31 lines
666 B
C
31 lines
666 B
C
/*
|
|
* ASPEED XDMA Controller
|
|
* Eddie James <eajames@linux.ibm.com>
|
|
*
|
|
* Copyright (C) 2019 IBM Corp.
|
|
* SPDX-License-Identifer: GPL-2.0-or-later
|
|
*/
|
|
|
|
#ifndef ASPEED_XDMA_H
|
|
#define ASPEED_XDMA_H
|
|
|
|
#include "hw/sysbus.h"
|
|
|
|
#define TYPE_ASPEED_XDMA "aspeed.xdma"
|
|
#define ASPEED_XDMA(obj) OBJECT_CHECK(AspeedXDMAState, (obj), TYPE_ASPEED_XDMA)
|
|
|
|
#define ASPEED_XDMA_NUM_REGS (ASPEED_XDMA_REG_SIZE / sizeof(uint32_t))
|
|
#define ASPEED_XDMA_REG_SIZE 0x7C
|
|
|
|
typedef struct AspeedXDMAState {
|
|
SysBusDevice parent;
|
|
|
|
MemoryRegion iomem;
|
|
qemu_irq irq;
|
|
|
|
char bmc_cmdq_readp_set;
|
|
uint32_t regs[ASPEED_XDMA_NUM_REGS];
|
|
} AspeedXDMAState;
|
|
|
|
#endif /* ASPEED_XDMA_H */
|